











```
1  // =====
2  //   Ver   :| Author           :| Mod. Date :| Changes Made:
3  //   v1.1 :| Alexandra Du      :| 06/01/2016:| Added Verilog file
4  // =====
5
6
7  //=====
8  //   This code is generated by Terasic System Builder
9  //=====
10
11 `define ENABLE_ADC_CLOCK
12 `define ENABLE_CLOCK1
13 `define ENABLE_CLOCK2
14 `define ENABLE_SDRAM
15 `define ENABLE_HEX0
16 `define ENABLE_HEX1
17 `define ENABLE_HEX2
18 `define ENABLE_HEX3
19 `define ENABLE_HEX4
20 `define ENABLE_HEX5
21 `define ENABLE_KEY
22 `define ENABLE_LED
23 `define ENABLE_SW
24 `define ENABLE_VGA
25 `define ENABLE_ACCELEROMETER
26 `define ENABLE_ARDUINO
27 `define ENABLE_GPIO
28
29 module DE10_LITE_Golden_Top(
30
31     /////////////// ADC CLOCK: 3.3-V LVTTTL ///////////////
32     `ifdef ENABLE_ADC_CLOCK
33         input                ADC_CLK_10,
34     `endif
35     /////////////// CLOCK 1: 3.3-V LVTTTL ///////////////
36     `ifdef ENABLE_CLOCK1
37         input                MAX10_CLK1_50,
38     `endif
39     /////////////// CLOCK 2: 3.3-V LVTTTL ///////////////
40     `ifdef ENABLE_CLOCK2
41         input                MAX10_CLK2_50,
42     `endif
43
44     /////////////// SDRAM: 3.3-V LVTTTL ///////////////
45     `ifdef ENABLE_SDRAM
46         output                [12:0]    DRAM_ADDR,
47         output                [1:0]    DRAM_BA,
48         output                DRAM_CAS_N,
49         output                DRAM_CKE,
50         output                DRAM_CLK,
51         output                DRAM_CS_N,
52         inout                [15:0]    DRAM_DQ,
53         output                DRAM_LDQM,
54         output                DRAM_RAS_N,
55         output                DRAM_UDQM,
56         output                DRAM_WE_N,
57     `endif
58
59     /////////////// SEG7: 3.3-V LVTTTL ///////////////
60     `ifdef ENABLE_HEX0
61         output                [7:0]    HEX0,
62     `endif
63     `ifdef ENABLE_HEX1
64         output                [7:0]    HEX1,
65     `endif
66     `ifdef ENABLE_HEX2
67         output                [7:0]    HEX2,
68     `endif
69     `ifdef ENABLE_HEX3
```

```
70     output          [7:0]      HEX3,
71 `endif
72 `ifdef ENABLE_HEX4
73     output          [7:0]      HEX4,
74 `endif
75 `ifdef ENABLE_HEX5
76     output          [7:0]      HEX5,
77 `endif
78
79     //////////////// KEY: 3.3 V SCHMITT TRIGGER ////////////////
80 `ifdef ENABLE_KEY
81     input            [1:0]      KEY,
82 `endif
83
84     //////////////// LED: 3.3-V LVTTL ////////////////
85 `ifdef ENABLE_LED
86     output           [9:0]      LEDR,
87 `endif
88
89     //////////////// SW: 3.3-V LVTTL ////////////////
90 `ifdef ENABLE_SW
91     input            [9:0]      SW,
92 `endif
93
94     //////////////// VGA: 3.3-V LVTTL ////////////////
95 `ifdef ENABLE_VGA
96     output           [3:0]      VGA_B,
97     output           [3:0]      VGA_G,
98     output           [3:0]      VGA_HS,
99     output           [3:0]      VGA_R,
100    output           [3:0]      VGA_VS,
101 `endif
102
103     //////////////// Accelerometer: 3.3-V LVTTL ////////////////
104 `ifdef ENABLE_ACCELEROMETER
105     output            GSENSOR_CS_N,
106     input             [2:1]      GSENSOR_INT,
107     output            GSENSOR_SCLK,
108     inout             GSENSOR_SDI,
109     inout             GSENSOR_SDO,
110 `endif
111
112     //////////////// Arduino: 3.3-V LVTTL ////////////////
113 `ifdef ENABLE_ARDUINO
114     inout             [15:0]     ARDUINO_IO,
115     inout             ARDUINO_RESET_N,
116 `endif
117
118     //////////////// GPIO, GPIO connect to GPIO Default: 3.3-V LVTTL ////////////////
119 `ifdef ENABLE_GPIO
120     inout             [35:0]     GPIO
121 `endif
122 );
123
124
125
126 //=====
127 //  REG/WIRE declarations
128 //=====
129
130 logic [3:0] display_count;
131 logic display_count_direction;
132
133
134 //=====
135 //  structural coding
136 //=====
```

```
139 driver_7seg_displays driver (
140     .col_i      (display_count),
141     .row_i      (display_count_direction),
142     .Hex0_o     (HEX0),
143     .Hex1_o     (HEX1),
144     .Hex2_o     (HEX2),
145     .Hex3_o     (HEX3),
146     .Hex4_o     (HEX4),
147     .Hex5_o     (HEX5)
148 );
149
150 moving_circle circuit (
151     .clk_i      (MAX10_CLK1_50),
152     .rst_ni     (KEY[0]),
153     .speed_i    (SW[2:0]),
154     .row_o      (display_count_direction),
155     .col_o      (display_count)
156 );
157
158 endmodule
159
```



```

1  module moving_circle #(
2      CLK_FREQ = 50_000_000, //50 Mhz  50000000
3      STEPS_PER_SEC = 1,
4      NO_DISPLAYS = 6
5  )(
6      input clk_i,
7      input rst_ni,
8      input [2:0] speed_i,
9
10     output logic row_o,
11     output logic [3-1:0] col_o
12 );
13
14 // clog2(x) = y returns the smallest integer y such that 2^y >= x
15 // ex: clog2(8) = 3, clog2(9) = 4
16
17 localparam int CLK_PERIODS_PER_STEP = CLK_FREQ / STEPS_PER_SEC;
18 localparam CLK_DIV_WIDTH = $clog2(CLK_PERIODS_PER_STEP);
19
20 localparam DISPLAYS_COUNT_WIDTH = $clog2(NO_DISPLAYS);
21
22 logic step;
23 logic [CLK_DIV_WIDTH-1:0] clk_periods_per_step;
24
25 logic [DISPLAYS_COUNT_WIDTH-1:0] display_count;
26 logic display_count_direction, display_count_overflow, display_count_underflow;
27
28 logic skip_step, count_en;
29
30
31 always @ (posedge clk_i or negedge rst_ni)
32     if(~rst_ni)
33         clk_periods_per_step <= CLK_PERIODS_PER_STEP;
34     else
35         clk_periods_per_step <= CLK_PERIODS_PER_STEP >> speed_i;
36         // de precizat clk_periods_per_step = CLK_PERIODS_PER_STEP / 2^speed_i
37         // 101 >> 010 = 001
38         // 50 shiftat cu 3 pozitii
39         // 50 = baza2 => 110010 >> 011 = 000110
40
41 counter #(
42     .WIDTH(CLK_DIV_WIDTH)
43 ) clock_period_counter (
44     .clk_i          (clk_i),
45     .rst_ni         (rst_ni),
46     .direction_i    (1'b1),
47     .en_i           (1'b1),
48     .low_limit_i    (1),
49     .high_limit_i   (clk_periods_per_step),
50     .count_o        (),
51     .overflow_o     (step),
52     .underflow_o    ()
53 );
54
55 counter #(
56     .WIDTH(DISPLAYS_COUNT_WIDTH)
57 ) display_counter (
58     .clk_i          (clk_i),
59     .rst_ni         (rst_ni),
60     .direction_i    (display_count_direction), // row
61     .en_i           (count_en),
62     .low_limit_i    (0),
63     .high_limit_i   (NO_DISPLAYS-1),
64     .count_o        (display_count), //col
65     .overflow_o     (display_count_overflow),
66     .underflow_o    (display_count_underflow)
67 );
68
69

```

```
70 assign count_en = step && !skip_step;
71 assign row_o = display_count_direction;
72 assign col_o = display_count;
73
74
75 //schimbam directia/randul la ovf sau underflow
76 always @ (posedge clk_i or negedge rst_ni)
77     if(~rst_ni)
78         display_count_direction <= 1'b1;
79     else if(step && (display_count_overflow || display_count_underflow))
80         display_count_direction <= ~display_count_direction;
81
82
83 // folosim skip step pentru a astepta sa se schimbe directia
84 // altfel se va schimba directia de 2 ori la fiecare overflow/underflow
85 // si va ramane blocat (se interschimba intre limitele sale) 0 sau 5
86
87 always @ (posedge clk_i or negedge rst_ni)
88     if(~rst_ni)
89         skip_step <= 1'b0;
90     else if(display_count_overflow || display_count_underflow)
91         skip_step <= 1'b1;
92     else
93         skip_step <= 1'b0;
94
95 endmodule
```

```
1  module driver_7seg_displays(
2      input [2:0] col_i,
3      input      row_i,
4      output reg [7:0] Hex0_o, Hex1_o, Hex2_o, Hex3_o, Hex4_o, Hex5_o
5  );
6      // 76543210
7      localparam up_circle = 8'b10011100;
8      localparam down_circle = 8'b10100011;
9      localparam empty = 8'b11111111;
10
11     reg [7:0] selected_symbol;
12
13     always_comb begin
14         Hex0_o = empty;
15         Hex1_o = empty;
16         Hex2_o = empty;
17         Hex3_o = empty;
18         Hex4_o = empty;
19         Hex5_o = empty;
20
21         selected_symbol = (row_i) ? up_circle : down_circle;
22
23         case (col_i)
24             3'b000: Hex0_o = selected_symbol;
25             3'b001: Hex1_o = selected_symbol;
26             3'b010: Hex2_o = selected_symbol;
27             3'b011: Hex3_o = selected_symbol;
28             3'b100: Hex4_o = selected_symbol;
29             3'b101: Hex5_o = selected_symbol;
30             default: begin
31                 Hex0_o = empty;
32                 Hex1_o = empty;
33                 Hex2_o = empty;
34                 Hex3_o = empty;
35                 Hex4_o = empty;
36                 Hex5_o = empty;
37             end
38         endcase
39     end
40
41 endmodule
```

```
1  module counter #(
2      WIDTH = 3
3  )(
4      input clk_i,
5      input rst_ni,
6      input direction_i,
7      input en_i,
8      input [WIDTH-1:0] low_limit_i,
9      input [WIDTH-1:0] high_limit_i,
10     output reg [WIDTH-1:0] count_o,
11     output reg overflow_o,
12     output reg underflow_o
13 );
14
15 always @ (posedge clk_i or negedge rst_ni) begin
16     if(~rst_ni)
17         count_o <= 0;
18     else if(en_i) begin
19         if(overflow_o)
20             count_o <= low_limit_i;
21         else if(underflow_o)
22             count_o <= high_limit_i;
23         else
24             count_o <= (direction_i) ? count_o + 1 : count_o - 1;
25     end
26 end
27
28 assign overflow_o = direction_i && (count_o >= high_limit_i);
29 assign underflow_o = !direction_i && (count_o <= low_limit_i);
30
31 endmodule
32
```