









```
:| Mod. Date :| Changes Made:
:| 06/01/2016:| Added Verilog file
         Ver : | Author
         V1.1 :| Alexandra Du
    // -----
    // This code is generated by Terasic System Builder
    define ENABLE_ADC_CLOCK
     define ENABLE_CLOCK1
     define ENABLE_CLOCK2
     define ENABLE_SDRAM
14
     define ENABLE_HEXO
15
16
     define ENABLE_HEX1
     define ENABLE_HEX2
17
18
     define ENABLE_HEX3
19
     define ENABLE_HEX4
20
     define ENABLE_HEX5
21
     define ENABLE_KEY
22
     define ENABLE_LED
23
     define ENABLE_SW
24
     define ENABLE_VGA
25
     define ENABLE_ACCELEROMETER
26
     define ENABLE_ARDUINO
27
     define ENABLE_GPIO
28
29
    module DE10_LITE_Golden_Top(
30
31
       //////// ADC CLOCK: 3.3-V LVTTL ////////
     `ifdef ENABLE_ADC_CLOCK
32
33
       input
                                ADC_CLK_10,
    `endif
34
35
       //////// CLOCK 1: 3.3-V LVTTL ////////
     ifdef ENABLE_CLOCK1
36
37
       input
                                MAX10_CLK1_50,
38
     endif
39
       //////// CLOCK 2: 3.3-V LVTTL ////////
40
     ifdef ENABLE_CLOCK2
41
       input
                                MAX10_CLK2_50,
     `endif
42
43
44
       ///////// SDRAM: 3.3-V LVTTL ////////
45
     ifdef ENABLE_SDRAM
46
                      [12:0]
                                DRAM_ADDR,
       output
47
                       [1:0]
       output
                                DRAM_BA,
48
                                DRAM_CAS_N,
       output
49
       output
                                DRAM_CKE,
50
                                DRAM_CLK,
       output
51
                                DRAM_CS_N,
       output
52
                      [15:0]
                                DRAM_DQ,
       inout
53
                                DRAM_LDQM,
       output
54
                                DRAM_RAS_N,
       output
55
       output
                                DRAM_UDQM,
56
       output
                                DRAM_WE_N,
     `endif
57
58
       ///////// SEG7: 3.3-V LVTTL ////////
59
     ifdef ENABLE_HEXO
60
61
       output
                       [7:0]
                                HEXO,
62
     endif
63
     ifdef ENABLE_HEX1
64
                       [7:0]
                                HEX1,
       output
     `endif
65
     ifdef ENABLE_HEX2
66
67
                       [7:0]
                                HEX2,
       output
68
     `endif
     `ifdef ENABLE_HEX3
69
```

137 138

```
139
      driver_7seg_displays driver (
140
                              (display_count),
           .col_i
                              (display_count_direction),
141
           .row_i
142
           .Hex0_o
                              (HEXO),
                              (HEX1),
143
           .Hex1_o
144
                              (HEX2),
           .Hex2_o
145
           .Hex3_o
                              (HEX3),
146
           .Hex4_o
                              (HEX4),
147
           .Hex5_o
                              (HEX5)
148
      );
149
150
      moving_circle circuit (
                           (MAX10_CLK1_50),
(KEY[0]),
(SW[2:0]),
          .clk_i
.rst_ni
151
152
153
          .speed_i
154
                            (display_count_direction),
          .row_o
155
                            (display_count)
          .col_o
156
157
      );
158
      endmodule
```

Date: March 30, 2025

159

Date: March 30, 2025

```
1
     module moving_circle #(
 2
         CLK\_FREQ = 50\_000\_000, //50 Mhz 50000000
 3
         STEPS_PER_SEC = 1,
 4
         NO_DISPLAYS = 6
 5
     )(
 6
         input clk_i,
7
         input rst_ni,
8
         input [2:0] speed_i,
9
10
         output logic row_o,
11
         output logic [3-1:0] col_o
12
13
     );
14
15
     // clog2(x) = y returns the smallest integer y such that 2^y >= x
16
     // ex: clog2(8) = 3, clog2(9) = 4
17
18
     localparam int CLK_PERIODS_PER_STEP = CLK_FREQ / STEPS_PER_SEC;
19
     localparam CLK_DIV_WIDTH = $clog2(CLK_PERIODS_PER_STEP);
20
21
     localparam DISPLAYS_COUNT_WIDTH = $clog2(NO_DISPLAYS);
22
23
     logic step;
24
     logic [CLK_DIV_WIDTH-1:0] clk_periods_per_step;
25
26
     logic [DISPLAYS_COUNT_WIDTH1:0] display_count;
27
     logic display_count_direction, display_count_overflow, display_count_underflow,
28
29
     logic skip_step, count_en;
30
31
32
     always @ (posedge clk_i or negedge rst_ni)
33
         if(~rst_ni)
34
             clk_periods_per_step <= CLK_PERIODS_PER_STEP;</pre>
35
         else
             clk_periods_per_step <= CLK_PERIODS_PER_STEP >> speed_i;
36
37
             // de precizat clk_periods_per_step = CLK_PERIODS_PER_STEP/ 2^speed_i
             // 101 >> 010 = 001
38
             // 50 shiftat cu 3 pozitii
39
             // 50 = baza2 => 110010 >> 011 = 000110
40
41
42
     counter #(
43
         .WIDTH(CLK_DIV_WIDTH)
44
     ) clock_period_counter (
45
         .clk_i
                          (clk_i)
46
         .rst_ni
                          (rst_ni),
47
                          (1'b1),
         .direction_i
                          (1'b1),
48
         .en_i
49
         .low_limit_i
                          (1)
50
         .high_limit_i
                          (clk_periods_per_step),
51
         .count_o
                          (),
52
         .overflow_o
                          (step),
53
         .underflow_o
54
     );
55
56
     counter #(
57
         .WIDTH(DISPLAYS_COUNT_WIDTH)
58
     ) display_counter (
59
                          (clk_i),
         .clk_i
60
         .rst_ni
                          (rst_ni),
                          (display_count_direction), // row
61
         .direction_i
62
         .en_i
                          (count_en),
63
         .low_limit_i
                          (0),
64
         .high_limit_i
                          (NO_DISPLAYS-1),
                          (display_count),
65
         .count_o
         .overflow_o
66
                          (display_count_overflow)
67
         .underflow_o
                          (display_count_underflow)
68
     );
69
```

Date: March 30, 2025

```
70
     assign count_en = step && !skip_step;
71
     assign row_o = display_count_direction;
72
     assign col_o = display_count;
73
74
75
     //schimbam directia/randul la ovf sau underflow
76
     always @ (posedge clk_i or negedge rst_ni)
          if(~rst_ni)
77
78
              display_count_direction <= 1'b1;</pre>
79
          else if(step && (display_count_overflow || display_count_underflow))
80
              display_count_direction <= ~display_count_direction;</pre>
81
82
     // folosim skip step pentru a astepta sa se schimbe directia // altfel se va schimba directia de 2 ori la fiecare overflow/underflow
83
84
     // si va ramane blocat (se interschimba intre limitele sale) 0 sau 5
85
86
87
     always @ (posedge clk_i or negedge rst_ni)
          if(~rst_ni)
88
89
              skip_step <= 1'b0;</pre>
          else if(display_count_overflow || display_count_underflow)
90
91
              skip_step <= 1'b1;</pre>
92
          else
93
              skip_step <= 1'b0;
94
95
     endmodule
```

42

endmodule

```
1
     module driver_7seg_displays(
 2
         input [2:0] col_i,
 3
         input
                      row_i,
 4
         output reg [7:0] Hex0_o, Hex1_o, Hex2_o, Hex3_o, Hex4_o, Hex5_o
 5
     );
 6
     //
                                   76543210
                               8'b10011100;
7
     localparam up_circle =
     localparam down_circle = 8'b10100011;
8
9
     localparam empty =
                               8'b11111111;
10
11
     reg [7:0] selected_symbol;
12
13
     always_comb begin
14
         Hex0_o = empty;
15
         Hex1_o = empty;
16
         Hex2_o = empty;
17
         Hex3_o = empty;
18
         Hex4_o = empty;
19
         Hex5_o = empty;
20
21
         selected_symbol = (row_i) ? up_circle : down_circle;
22
23
         case (col_i)
24
             3'b000: Hex0_o = selected_symbol;
25
             3'b001: Hex1_o = selected_symbol;
26
             3'b010: Hex2_o = selected_symbol;
27
             3'b011: Hex3_o = selected_symbol;
28
             3'b100: Hex4_o = selected_symbol;
29
             3'b101: Hex5_o = selected_symbol;
30
             default: begin
31
                 Hex0_o = empty;
32
                 Hex1_o = empty;
33
                 Hex2_o = empty;
34
                 Hex3_o = empty;
35
                 Hex4_o = empty;
36
                 Hex5_o = empty;
37
             end
38
         endcase
39
     end
40
41
```

32

```
module counter #(
 1
 2
         WIDTH = 3
 3
     )(
 4
          input clk_i,
 5
          input rst_ni,
6
7
          input direction_i,
          input en_i,
8
          input [WIDTH-1:0] low_limit_i,
          input [WIDTH-1:0] high_limit_i,
9
10
         output reg [WIDTH-1:0] count_o,
11
         output reg overflow_o,
12
         output reg underflow_o
13
     );
14
15
     always @ (posedge clk_i or negedge rst_ni) begin
16
          if(~rst_ni)
         count_o <= 0;
else if(en_i) begin</pre>
17
18
19
              if(overflow_o)
20
                   count_o <= low_limit_i;</pre>
21
              else if(underflow_o)
22
                   count_o <= high_limit_i;</pre>
23
              else
24
                   count_o <= (direction_i) ? count_o + 1 : count_o - 1;</pre>
25
         end
26
     end
27
28
     assign overflow_o = direction_i && (count_o >= high_limit_i);
29
     assign underflow_o = !direction_i && (count_o <= low_limit_i);</pre>
30
31
     endmodule
```