CSE260 Lab Report

Experiment Name: Design and Implementation of 4-bit Parallel Binary Adder

Scanned with CamScanner

Submitted by

Name: Shabab Abdullah

ID: 20301005

Section: 09

Date: 15 August, 2021

Name of the experiment?

Design and Implementation of 4-bit Parallel Binary Adden.

Objective:

- application of 4-bit parallel i) To observe the practical adder and a 4-bit full adder.
- ii) In order to implement a half adder circuit and full adder circuit using X-OR gate, AND gate and OR

Scanned with CamScanner

Required Components and Equipment o

- i) X-OR gate.
 ii) AND gate.
- iii) OR-gate.
 iv) LOgic state.
- v) Led-Red.
- vi) Ground.

Experimental Setup o







Figure 13 Half Adder Circuit




Scanned with CamScanner

Figure 2 : Full Adder Circuit





Scanned with CamScanner



Scanned with CamScanner

Truth Table:

X	Y	S	C
0	0	0	0
٥	1	1	0
1	0	1	0
1	1	0	1

Full-Adder 0

X	Y	Z	S	8
0	0	0	0	0
0	0	1		0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	.1	0	0	1
1	1	1	1	1

Scanned with CamScanner

Flzebras

$$S = X'Y'Z + X'YZ' + XY'Z' + XYZ$$

$$= X'(YZ + YZ) + X(YZ' + YZ)$$

$$= X'(Y\oplus Z) + X(Y \oplus Z)'$$

$$C = xY + xz + YZ$$

$$= xY + z(x+Y)$$

$$= xY + (x \oplus Y) + xY$$

$$= xY (x \oplus Y) z + xYZ$$

$$= xY + z(x \oplus Y)$$

Lab - Discussions

This lab-work has taught me about half-adder and full-adder. In addition, I learnt how to use half adder and full-adder.

Scanned with CamScanner