

CSE260 Lab Report

Experiment Name: Design and Implementation of 4-bit Parallel Binary Adder

Submitted by

Name: Shabab Abdullah

ID: 20301005

Section: 09

Date: 15 August, 2021

Name of the experiment:

Design and Implementation of 4-bit Parallel Binary Adder.


Objective:

- i) To observe the practical application of 4-bit parallel adder and a 4-bit full adder.
- ii) In order to implement a half adder circuit and full adder circuit using X-OR gate, AND gate and OR gate.

Required Components and Equipment:

- i) X-OR gate.
- ii) AND gate.
- iii) OR-gate.
- iv) Logic state.
- v) Led - Red.
- vi) Ground.

Experimental Setup :



$$S = X \oplus Y$$

$$C = XY$$

Figure 1 : Half Adder Circuit







Figure 2 : Full Adder Circuit





Truth Table:

Half Adder:

x	y	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Full-Adder :

X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Algebra :

$$S = X'Y'Z + X'YZ' + XY'Z' + XYZ$$

$$= X'(YZ' + YZ) + X(YZ' + YZ)$$

$$= X'(Y \oplus Z) + X(Y \oplus Z)'$$

$$C = XY + XZ + YZ$$

$$= XY + Z(X + Y)$$

$$= XY + (X \oplus Y + XY)Z$$

$$= XY(X \oplus Y)Z + XYZ$$

$$= XY + Z(X \oplus Y)$$

Lab - Discussion

This lab-work has taught me about half-adder and full-adder. In addition, I learnt how to use half adder and full-adder.