CSE260 Lab Report

Experiment Name: Parity Generator and Checker

Submitted by

Name: Shabab Abdullah

ID: 20301005

Section: 09

Date: 18 July, 2021

Name of the Experiment:

Parity Generator and Checker.

Objective:


To design an implement an Even parity Generator and parity checker using X-OR gates. (IC-7486)


Required Components and Equipments:

- 1) AT-700 Portable Analog/Digital Laboratory.
- (ii) 7400 x3
- (ii) X-OR gate.
- D LOGIC STATE
- D LOGIC PROBE (BIG)

Diagram of Circuit ?

Even Parity generator:





P.T.0

Result of Truth Table :

Parity Generators

\mathcal{D}_3	D_2	Di	Do	$D_2\bar{D}_3 + \bar{D}_2D_3$	DoD, + DoD,	A
0	1	1	1	1	0.	1
1	0	0	1	1	1	0
0	0	0	0	0	0	0
0	1	0	0	1	0	1

Parity Checkers

-								
P	D3	Do	D,	Do	$D_2\overline{D}_3 + \overline{D}_2D_3$	D.D.+D.D.	A	PA+PA (XOR
0	1	0	1	0	1	١	0	0
1	1	1	1	0	0	1	1	0
1	1	1	1	1	٥	0	0	1
1	0	0	0	0	0	0	0	1

P.T.0

Sender's Parity	Reciever's Parity	X-OR
0	0	0
1	1	0
1	0	1
1	0	1

Discussion

We already know that the output of an XOR gate is zero? if the inputs are both zero. If this is not the case, the result will be 1. According to the truth table, the first two output outcomes are 0 and the last outcome is 1. Essentially, this means, there was no mistake in the first and the Second Set imputs and the XOR of the sender's parity and receiver's parity is equal to zero. After that, the owbut of the third and fourth input is 1. As a result, there were mistokes. If there is more than one bit change, the parity checking technique will not function property.