

CSE260 Lab Report

Experiment Name: Parity Generator and Checker

Submitted by

Name: Shabab Abdullah

ID: 20301005

Section: 09

Date: 18 July, 2021

Name of the Experiment:

Parity Generator and Checker.

Objective:


To design and implement an Even parity Generator and parity checker using X-OR gates. (IC-7486)

Required Components and Equipments:


- ① AT-700 Portable Analog/Digital Laboratory.
- ② 7400x3
- ③ X-OR gate.
- ④ LOGIC STATE
- ⑤ LOGIC PROBE (BIG)

Diagram of Circuit :

Even Parity generator :



Even Parity Checker:



P.T.O

Result of Truth Table :

Parity Generator :

D_3	D_2	D_1	D_0	$D_2\bar{D}_3 + \bar{D}_2D_3$	$D_0\bar{D}_1 + \bar{D}_0D_1$	A
0	1	1	1	1	0	1
1	0	0	1	1	1	0
0	0	0	0	0	0	0
0	1	0	0	1	0	1

Parity Checker :

P	D_3	D_2	D_1	D_0	$D_2\bar{D}_3 + \bar{D}_2D_3$	$D_0\bar{D}_1 + \bar{D}_0D_1$	A	$PA' + PA$ (XOR)
0	1	0	1	0	1	1	0	0
1	1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	0	1
1	0	0	0	0	0	0	0	1

P.T.O

Sender's Parity	Receiver's Parity	X-OR
0	0	0
1	1	0
1	0	1
1	0	1

Discussion:

We already know that the output of an XOR gate is zero if the inputs are both zero. If this is not the case, the result will be 1. According to the truth table, the first two outcomes are 0 and the last outcome is 1. Essentially, this means ^{that} there was no mistake in the first and the second set inputs and the XOR of the sender's parity and receiver's parity is equal to zero. After that, the output of the third and fourth input is 1. As a result, there were mistakes. If there is more than one bit change, the parity checking technique will not function properly.