Operating System

(L-8)

1) Inverted paging

2) Multilerel paging

3) Page fault

4) Swapping

5) Optimal page replacement algorithm

6) FIFO


7) LRU

8) MRU

9) Thrashing

Inverted Paging

more processes, more page tables -> overhead of maintaining page table for every process.



- -> Only one inverted page table ? Global page table
- Entries in inverted page table must include process id.
- -> Maps physical frames to virtual pages

Advantages


1) Only one table for many processes

Disadvantages

1) Look op time is increased

Multi-level Paging

If size of page table is more than the frame size




Page Fault

1. Valid Invalid bit in PTE

94 0, then page is not present in framePage fault occurs-

Handling a Page Fault



- 1) Check for the page's location in Page Table 2) If valid bit is 0, page fault occurs
 - Trap the OS.
 - 3) Check if authenti's user is asking for thest page or that.
- 4) If yes, load the page from Sec. Memory to m.m.
- 5) Reset page table
- 6) hestart instruction


Swapping | Page replacement Algo. free frame not available, so existing pages are swapped out


Swap out, swap in.

1) optimal Page replacement 2) FIF D 3) LRO y) MRJ

Optimal Page Replacement

Principle: to be swapped out with a page which is not repuired in future for the longest time gap, or not repuired in the future at all.





P. 6 -3 X

P-h -> 5 P.m = 7

Ph a 5/7


FIFO-First in First OUt


Jo sabse pehle aaya, sabse pehle bahar bhi jaeza

of the page which has been present in memory for the longest time is replaced.


-> Independers of the locality of the process.

, ^





Belady's anamoly. no. in no. of frames donot guarantee dec. page miss rage nies can inc. with inc. in no. of frames Belady's anamoly



Least Recently used:-

-> To itre time se me nahi haa, at kya hoga.


9, 8, 1, 2, 8, 5, 8, 4, 2, 5, 8, 5, 2, 1, 2, 8, 1, 9, 8, 1

Most Recently used

9, 8, 1, 2, 8, 5, 8, 4, 2, 5, 8, 5, 2, 1, 2, 8, 1, 9, 8, 1

Thrashing

To inc. CPU utilization & multiprogramming is done.



1) Yage size = 4kB Page table entry takes = 4 B How many levels of page takles will be repuires to map 32 bit address squee if every page fits into a single page.