


Paging

→ non-contiguous memory allocation technique.


Paging:- mapping CPU generated LA to PA.


→ Frames - unit of phy. memory, divided into blocks of same size called frames.

Pages - unit of logical memory, divided into blocks of same size called pages.






Paging







18 kB → 5 kB






Internal fragment.

Segmentation → Process → logical segments





Segmentation → Process → logical segments

External fragmentation




Segment Table



Fixed → Process
X




Dynamic Process
X




Paging.

Process
✓





Segmentations

Process
✓



Paging .
Process → Pages

Memory → frames



Page Table



Page Table Entry


→ optional →

Frame no	Valid	Protect	Ref.	Dirty	Cache
----------	-------	---------	------	-------	-------

→ 0

- 1) Frame no
- 2) Valid - To check whether the ^{page} number is valid/invalid
not in memory → 0 / 1 → in memory
- 3) Protect - R/W/X → to protect & provide security
- 4) Cache - Enable / disable cache
- 5) Dirty - whether the page has been modified or not.
- 6) Reference - identify how many times the page is referred.






$$P.S = \underline{f} \cdot \underline{s}$$



Address Translation

logical address \rightarrow page no & offset

Physical address \rightarrow frame no & offset



0	1	0
3	3	1
4	3	2
6	7	3
8	9	4
10	P1	5
	11	6



P.T.

0	f2
1	f5


C.P.


1	1
---	---

4 + 0 + 1 = 5
 2^3 2^2 2^1

P.A.

101	1
-----	---






l.a. \Rightarrow page no., page offset

p, a \Rightarrow frame no, frame offset

$$P.S. = F.S.$$

$$8B \Rightarrow \underline{0 - 7}$$

111
111
421



4 BE Process

$2B \Rightarrow$ Pages

Maa \approx 29

f.a.

l-a

0 - 3

11

27

1

A hand-drawn diagram consisting of three oval shapes. The top-right oval contains the text '16B'. An arrow points from this oval to the left, where another oval contains the text '16'. Below these two ovals is a third, larger oval containing the text '0 - 15'.



1111 22

if y + 2 + 1
→ 15

1

A hand-drawn diagram of a rectangle. The top horizontal side is labeled with the number 3. The left vertical side is labeled with the number 2. The right vertical side is labeled with the number 1.

1 2



- 1) All pages are of same size \Rightarrow
- 2) All frames are of same size
- 3) Size of frame = Size of page
- 4) Page size is defined by n/w .

$$2^2 \times 2^{30} \text{ GB} \Rightarrow 2^{30} \text{ B}$$

$$\text{LAS} = 4 \text{ GB} = 2^{32} \text{ B}$$

$$\text{PAS} = 64 \text{ MB} = 2^{26} \text{ B}$$

$$\text{Page size} = 4 \text{ KB} = 2^{12} \text{ B}$$

$$\text{No. of pages} = ?$$

$$\text{No. of frames} = ?$$

2¹⁴

$$\text{LAS} = 8 \text{ GB} \Rightarrow 2^3 \times 2^{30} = 2^{33} \text{ B}$$

$$\text{PAS} = 16 \text{ GB} \Rightarrow 2^4 \times 2^{30} = 2^{34} \text{ B}$$

$$\text{Page size} = 8 \text{ KB} = 2^3 \times 2^{10} = 2^{13} \text{ B}$$

$$\text{No. of pages} = ?$$

$$\text{No. of frames} = ?$$

$$2^{20}$$



$$2^{21}$$

LAS \Rightarrow

20	13
$\leftarrow 33 \rightarrow$	

PAS \Rightarrow

21	13
$\leftarrow 34 \rightarrow$	



Paging

Performance of Paging


TLB

- [] 1) Page Tables are also stored in m.m.
- [] 2) Pages are also stored in m.m.




Effective mem. access time = one for accessing page table
one for +
accessing page

$\pi + \kappa$



Translational lookaside buffer (TLB)



- cache that holds recently accessed page table entries
- hardware device implemented using registers.
- TLB access time is very less compared to m.m. access time.



- if TLB hits → page no. is found in TLB.
- frame no. is accessed from TLB directly.
- if TLB miss → page no. is not found in TLB.
- extra memory reference is needed to access the frame no. from P.T.

$$E_{MAT} \Rightarrow \text{hit}(TLB + u) + \text{miss}(TLB + u + m)$$

$$0.9(y + u) + 0.1(y + u + m)$$




M.M. → P.T.

M.M. → Page


hit \Rightarrow

$$\text{miss} = 10\%$$

90%






(1) \rightarrow M.M.



(1)

(2)



i) Memory access time = 100ns.

TLB access time = 20ns

TLB hit ratio = 95%

Calculate E_{MAT}.

$$\begin{aligned} E_{MAT} &= \text{hit}(TLB + m.a.) + \text{miss}(TLB + m.a. + m.a. + m.a.) \\ &= 0.95(20 + 100) + (0.05)(20 + 100 + 100) \\ &\Rightarrow 0.95 \times 120 + 0.05(220) \\ &\Rightarrow 114 + 11 \\ &\Rightarrow \underline{\underline{125 \text{ ns}} \text{ Result}} \end{aligned}$$

Memory access time = 100ns.

TLB access time = 20ns

TLB hit ratio = 95%

100 95%

→ 5%

TLB = 25 ns

200 ns

Calculate EMAT

Effective memory access time.

$E_{MAT} \Rightarrow \text{hit}(TLB + m) + \text{miss}(TLB + m + m)$

$$0.95(20 + 100) + 0.05(20 + 100 + 100)$$

$$\Rightarrow 120 \times 0.95 + 0.05(220)$$

$$114 + 11$$


$$125 \text{ ns}$$

PM - M - Pg

M. M \Rightarrow Pg

Paging \rightarrow Frames, Pages

M.M



logical division \rightarrow

