{"payload":{"header_redesign_enabled":false,"results":[{"id":"282624382","archived":false,"color":"#e16737","followers":0,"has_funding_file":false,"hl_name":"Grv-Singh/Digital-Systems-Design","hl_trunc_description":"Playing with ⚡ logic gates to make corresponding ✔ decision making circuits solving 🔌 electronic challenges at hand 🚦","language":"MATLAB","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":282624382,"name":"Digital-Systems-Design","owner_id":12825441,"owner_login":"Grv-Singh","updated_at":"2020-10-01T14:40:47.597Z","has_issues":true}},"sponsorable":false,"topics":["logic-gates","adder","sine","flip-flop","half-adder","electronics-engineering","logical-programming","full-adder","decison-circuits"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":81,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AGrv-Singh%252FDigital-Systems-Design%2B%2Blanguage%253AMATLAB","metadata":null,"csrf_tokens":{"/Grv-Singh/Digital-Systems-Design/star":{"post":"E84LHSgQsP09WFDQqEGMjXQvY1oldVIIlECNNOvZrVaUYEGkFW0UNiQKpIlNjBVNt6ZJk7IfoPu6e2O5o1SU7w"},"/Grv-Singh/Digital-Systems-Design/unstar":{"post":"QP_wkpob8jxk1q37cbAZYa7GyArKZgYBhPsBuZp42RTzU5B2m6pnEyl5Y2Wodyda5BO9jKdHW99FkQZ1EbBxcw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"p89wvRShfFI3fiuR1G5CZZIBY2m2uNaraD9gyefCeTKhDsxjoiDF7NXbDyEpuIpLvpGyQOrYC8WzEHC2XnQo4w"}}},"title":"Repository search results"}