MIPS32® Instruction Set Quick Reference

 $\begin{array}{lll} R\text{d} & & - \text{ Destination register} \\ Rs,\,Rt & & - \text{ Source operand registers} \\ Ra & & - \text{ Return address register (R31)} \end{array}$

PC — PROGRAM COUNTER
ACC — 64-BIT ACCUMULATOR

Lo, HI — Accumulator low (Acc_{31:0}) and high (Acc_{63:32}) parts

± — Signed operand or sign extension

Ø — Unsigned operand or zero extension

∴ — Concatenation of bit fields

R2 — MIPS32 Release 2 instruction

DOTTED — Assembler pseudo-instruction

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

	Arithmetic Operations			
X	ADD	Rd, Rs, Rt	$R_D = R_S + R_T$ (overflow trap)	
X	ADDI	Rd, Rs, const16	$R_D = R_S + const 16^{\pm}$ (overflow trap)	
X	ADDIU	Rd, Rs, const16	$R_D = R_S + const 16^{\pm}$	
Χ	ADDU	RD, Rs, RT	$R_D = R_S + R_T$	
Х	CLO	RD, Rs	RD = COUNTLEADINGONES(RS)	
Χ	CLZ	RD, Rs	$R_D = C_{OUNT} L_{EADING} Z_{EROS}(R_S)$	
	LA	Rd, label	$R_D = A_{DDRESS}(LABEL)$	
	LI	Rd, імм32	$R_D = IMM32$	
Х	LUI	Rd, const16	$R_D = CONST 16 << 16$ Rt=	
	MOVE	RD, Rs	$R_D = R_S$	
	NEGU	RD, Rs	$R_D = -R_S$	
	$SEB^{R2} \\$	RD, Rs	$R_D = R_{S_{7:0}}^{\pm}$	
	SEH^{R2}	RD, RS	$R_D = R_{S_{15:0}}^{\pm}$	
X	SUB	RD, Rs, RT	$R_D = R_S - R_T$ (overflow trap)	
X	SUBU	Rd, Rs, Rt	$R_D = R_S - R_T$	

		SHIFT AND ROTATE OPERATIONS			
	ROTR ^{R2}	Rd, Rs, bits5	$R_D = R_{S_{BITS5-1:0}} :: R_{S_{31:BITS5}}$		
	$ROTRV^{R2}$	Rd, Rs, Rt	$R_D = R_{S_{RT4:0-1:0}} :: R_{S_{31:RT4:0}}$		
X	SLL	Rd, Rs, shift5	$R_D = R_S \ll SHIFT5$ Rt \ll shift5		
Χ	SLLV	Rd, Rs, Rt	$R_D = R_S \ll R_{T_{4:0}}$ Rt << Rs[4:0]		
Х	SRA	Rd, Rs, shift5	$R_D = R_S^{\pm} >> _{SHIFT}5$		
Χ	SRAV	Rd, Rs, Rt	$R_D = R_S^{\pm} >> R_{T_{4:0}}$		
Χ	SRL	Rd, Rs, shift5	$R_D = R_S^{\varnothing} >> SHIFT5$		
Х	SRLV	Rd, Rs, Rt	$R_D = R_S^{\varnothing} >> R_{T_{4:0}}$		

	LOGICAL AND BIT-FIELD OPERATIONS			
X	AND	RD, Rs, RT	$R_D = R_S \& R_T$	
Χ	ANDI	Rd, Rs, const16	$R_D = R_S \& const 16^{\varnothing}$	
	EXT ^{R2}	RD, RS, P, S	$R_S = R_{S_{P+S-1:P}}^{\varnothing}$	
	INS ^{R2}	RD, Rs, P, S	$R_{D_{P+S-1:P}} = R_{S_{S-1:0}}$	
	NOP		No-ор	
х	NOR	RD, Rs, RT	$R_D = \sim (R_S \mid R_T)$	
	NOT	RD, Rs	$R_D = \sim R_S$	
х	OR	Rd, Rs, Rt	$R_D = R_S \mid R_T$	
X	ORI	Rd, Rs, const16	$R_D = R_S \mid \text{const} 16^{\varnothing}$	
	WSBH ^{R2}	RD, RS	$R_D = R_{S_{23:16}} :: R_{S_{31:24}} :: R_{S_{7:0}} :: R_{S_{15:8}}$	
Χ	XOR	Rd, Rs, Rt	$R_D = R_S \oplus R_T$	
Х	XORI	Rd, Rs, const16	$R_D = R_S \oplus const16^{\varnothing}$	

	C	CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
Χ	MOVN	RD, Rs, RT	$_{\rm IF}$ $R_{\rm T} \neq 0$, $R_{\rm D} = R_{\rm S}$		
Χ	MOVZ	RD, Rs, RT	$_{\mathrm{IF}}$ $\mathrm{R}_{\mathrm{T}}=\mathrm{0},\ \mathrm{R}_{\mathrm{D}}=\mathrm{R}_{\mathrm{S}}$		
X	SLT	Rd, Rs, Rt	$R_D = (R_S^{\pm} < R_T^{\pm}) ? 1 : 0$		
Х	SLTI	Rd, Rs, const16	$R_D = (R_S^{\pm} < CONST16^{\pm}) ? 1 : 0$		
Х	SLTIU	Rd, Rs, const16	$R_D = (R_S^{\varnothing} < CONST 16^{\varnothing}) ? 1 : 0$		
X	SLTU	Rd, Rs, Rt	$R_D = (R_S^{\varnothing} < R_T^{\varnothing}) ? 1 : 0$		

		Multiply and Divide Operations		
	DIV Rs, Rt $Lo = Rs^{\pm} / Rt^{\pm}$; Hi = $Rs^{\pm} \mod Rt^{\pm}$			
	DIVU	Rs, Rt	$Lo = Rs^{\varnothing} / Rr^{\varnothing}$; $Hi = Rs^{\varnothing} \mod Rr^{\varnothing}$	
X	MADD	Rs, Rt	$Acc += Rs^{\pm} \times RT^{\pm}$	
Х	MADDU	Rs, Rt	$Acc += Rs^{\varnothing} \times Rr^{\varnothing}$	
Х	MSUB	Rs, Rt	$Acc = Rs^{\pm} \times Rr^{\pm}$	
Χ	MSUBU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rt^{\varnothing}$	
Χ	MUL	Rd, Rs, Rt	$R_D = R_S^{\pm} \times R_T^{\pm}$	
Х	MULT	Rs, Rt	$Acc = Rs^{\pm} \times Rt^{\pm}$	
X	MULTU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rr^{\varnothing}$	

	ACCUMULATOR ACCESS OPERATIONS		
Χ	MFHI	RD	$R_D = H_I$
X	MFLO	RD	$R_D = L_O$
X	MTHI	Rs	$H_I = R_S$
X	MTLO	Rs	$L_0 = R_S$

	JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)		
	В	OFF18	PC += OFF18 [±]
	BAL	OFF18	$R_A = PC + 8$, $PC += OFF18^{\pm}$
X	BEQ	Rs, Rt, off18	IF $R_S = R_T$, $PC += OFF18^{\pm}$
	BEQZ	Rs, off18	$_{\rm IF} \ {\rm R_S} = 0, \ {\rm PC} \ += _{\rm OFF} 18^{\pm}$
Χ	BGEZ	Rs, off18	IF Rs ≥ 0 , PC $+=$ OFF 18^{\pm}
Х	BGEZAL	Rs, off18	$R_A = PC + 8$; IF $R_S \ge 0$, $PC += OFF18^{\pm}$
Χ	BGTZ	Rs, off18	$_{\rm IF} {\rm Rs} > 0, {\rm PC} += _{\rm OFF} 18^{\pm}$
Χ	BLEZ	Rs, off18	IF Rs ≤ 0 , PC $+=$ OFF 18^{\pm}
Χ	BLTZ	Rs, off18	$_{\rm IF} \ {\rm R_S} < 0, \ {\rm PC} \ += {_{\rm OFF}18^{\pm}}$
Χ	BLTZAL	Rs, off18	$R_A = PC + 8$; IF $R_S < 0$, $PC += OFF18^{\pm}$
X	BNE	Rs, Rt, off18	IF Rs \neq RT, PC $+=$ OFF18 $^{\pm}$
	BNEZ	Rs, off18	IF Rs \neq 0, PC += OFF18 [±]
X	J	ADDR28	$PC = PC_{31:28} :: ADDR28^{\emptyset}$
Χ	JAL	ADDR28	$R_A = PC + 8$; $PC = PC_{31:28} :: ADDR 28^{\emptyset}$
Χ	JALR	Rd, Rs	$R_D = PC + 8; PC = R_S$
Х	JR	Rs	PC = Rs

	Load and Store Operations		
	LB	Rd, off16(Rs)	$R_D = \text{MEM}8(R_S + \text{OFF}16^{\pm})^{\pm}$
	LBU	RD, OFF16(Rs)	$R_{\rm D} = {}_{\rm MEM}8(R_{\rm S} + {}_{\rm OFF}16^{\pm})^{\varnothing}$
	LH	Rd, off16(Rs)	$R_D = MEM 16(R_S + OFF 16^{\pm})^{\pm}$
	LHU	Rd, off16(Rs)	$R_{\rm D} = _{\rm MEM} 16 (R_{\rm S} + _{\rm OFF} 16^{\pm})^{\varnothing}$
X	LW	Rd, off16(Rs)	$R_D = _{MEM}32(R_S + _{OFF}16^{\pm})$
	LWL	Rd, off16(Rs)	$R_D = L_{OAD}W_{ORD}L_{EFT}(R_S + off 16^{\pm})$
	LWR	RD, OFF16(Rs)	$R_D = L_{OAD}W_{ORD}R_{IGHT}(R_S + off 16^{\pm})$
	SB	Rs, off16(Rt)	$_{\text{MEM}}8(R_{\text{T}} + _{\text{OFF}}16^{\pm}) = R_{S_{7:0}}$
	SH	Rs, off16(Rt)	$_{\rm MEM}16(R_{\rm T}+_{\rm OFF}16^{\pm})=R_{\rm S_{15:0}}$
X	SW	Rs, off16(Rt)	$_{\text{MEM}}32(R_{\text{T}}+_{\text{OFF}}16^{\pm})=R_{S}$
	SWL	Rs, off16(Rt)	StoreWordLeft($R_T + off16^{\pm}, R_S$)
	SWR	Rs, off16(Rt)	$S_{\text{TORE}}W_{\text{ORD}}R_{\text{IGHT}}(R_{\text{T}} + {}_{\text{OFF}}16^{\pm},R_{\text{S}})$
	ULW	Rd, off16(Rs)	$R_D = UNALIGNED_MEM32(R_S + OFF16^{\pm})$
	<u>USW</u>	Rs, off16(Rt)	${\tt UNALIGNED_MEM32}(R_T + {\tt OFF16^{\pm}}) = R_S$

Atomic Read-Modify-Write Operations		
LL	RD, OFF16(Rs)	$R_D = \text{MEM} 32(R_S + \text{OFF} 16^{\pm}); \text{LINK}$
SC	Rd, off16(Rs)	IF ATOMIC, MEM32(Rs + OFF16 $^{\pm}$) = RD; RD = ATOMIC? 1:0

Registers			
0	zero	Always equal to zero	
1	at	Assembler temporary; used by the assembler	
2-3	v0-v1	Return value from a function call	
4-7	a0-a3	First four parameters for a function call	
8-15	t0-t7	Temporary variables; need not be preserved	
16-23	s0-s7	Function variables; must be preserved	
24-25	t8-t9	Two more temporary variables	
26-27	k0-k1	Kernel use registers; may change unexpectedly	
28	gp	gp Global pointer	
29	sp	Stack pointer	
30	fp/s8	Stack frame pointer or subroutine variable	
31	ra Return address of the last subroutine call		

DEFAULT C CALLING CONVENTION (O32)

Stack Management

- The stack grows down.
 - Subtract from \$sp to allocate local storage space.
- Restore \$sp by adding the same amount at function exit.
- The stack must be 8-byte aligned.
 - Modify \$sp only in multiples of eight.

Function Parameters

- Every parameter smaller than 32 bits is promoted to 32 bits.
- First four parameters are passed in registers \$a0-\$a3.
- 64-bit parameters are passed in register pairs:
 - Little-endian mode: \$a1:\$a0 or \$a3:\$a2.
 - Big-endian mode: \$a0:\$a1 or \$a2:\$a3.
- Every subsequent parameter is passed through the stack.
- First 16 bytes on the stack are not used.
- Assuming \$sp was not modified at function entry:
 - The 1st stack parameter is located at 16(\$sp).
 - The 2nd stack parameter is located at 20(\$sp), etc.
- 64-bit parameters are 8-byte aligned.

Return Values

- 32-bit and smaller values are returned in register \$v0.
- 64-bit values are returned in registers \$v0 and \$v1:
- Little-endian mode: \$v1:\$v0.
- Big-endian mode: \$v0:\$v1.

	MIPS32 Virtual Address Space			
kseg3	0xE000.0000	0xFFFF.FFFF	Mapped	Cached
ksseg	0xC000.0000	0xDFFF.FFFF	Mapped	Cached
kseg1	0xA000.0000	0xBFFF.FFFF	Unmapped	Uncached
kseg0	0x8000.0000	0x9FFF.FFFF	Unmapped	Cached
useg	0x0000.0000	0x7FFF.FFFF	Mapped	Cached

READING THE CYCLE COUNT REGISTER FROM C

```
unsigned mips_cycle_counter_read()
{
    unsigned cc;
    asm volatile("mfc0 %0, $9" : "=r" (cc));
    return (cc << 1);
}</pre>
```

```
ASSEMBLY-LANGUAGE FUNCTION EXAMPLE
# int asm max(int a, int b)
# {
  int r = (a < b) ? b : a;
   return r;
# }
    .text
    .set
             nomacro
             noreorder
    .set
    .global asm max
    .ent
             asm max
asm max:
             $v0, $a0
    move
    slt
             $t0, $a0, $a1
                             # a < b ?
             $ra
                              # return
    ήr
    movn
             $v0, $a1, $t0
                            # if ves, r = b
    .end
             asm max
```

C / ASSEMBLY-LANGUAGE FUNCTION INTERFACE

```
#include <stdio.h>
int asm_max(int a, int b);
int main()
{
   int x = asm_max(10, 100);
   int y = asm_max(200, 20);
   printf("%d %d\n", x, y);
}
```

INVOKING MULT AND MADD INSTRUCTIONS FROM C

```
int dp(int a[], int b[], int n)
{
    int i;
    long long acc = (long long) a[0] * b[0];
    for (i = 1; i < n; i++)
        acc += (long long) a[i] * b[i];
    return (acc >> 31);
}
```

ATOMIC READ-MODIFY-WRITE EXAMPLE

```
atomic_inc:

11  $t0, 0($a0)  # load linked
addiu  $t1, $t0, 1  # increment
sc  $t1, 0($a0)  # store cond'l
beqz  $t1, atomic_inc  # loop if failed
nop
```

ACCESSING UNALIGNED DATA NOTE: ULW AND USW AUTOMATICALLY GENERATE APPROPRIATE CODE LITTLE-ENDIAN MODE BIG-ENDIAN MODE LWR LWL RD, OFF16(Rs) RD, OFF16(Rs) LWL RD, OFF16+3(Rs) LWR RD, OFF16+3(Rs) SWR RD, OFF16(Rs) SWL RD, OFF16(Rs) SWL RD. OFF16+3(Rs) **SWR** RD. OFF16+3(Rs)

typedef struct { int u; } __attribute__((packed)) unaligned; int unaligned_load(void *ptr) { unaligned *uptr = (unaligned *)ptr; return uptr->u; }

MIPS	MIPS SDE-GCC COMPILER DEFINES	
mips	MIPS ISA (= 32 for MIPS32)	
mips_isa_rev	MIPS ISA Revision (= 2 for MIPS32 R2)	
mips_dsp	DSP ASE extensions enabled	
_MIPSEB	Big-endian target CPU	
_MIPSEL	Little-endian target CPU	
_MIPS_ARCH_CPU	Target CPU specified by -march=CPU	
_MIPS_TUNE_CPU	Pipeline tuning selected by -mtune=CPU	

Notes

- Many assembler pseudo-instructions and some rarely used machine instructions are omitted.
- The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters.
- The examples illustrate syntax used by GCC compilers.
- Most MIPS processors increment the cycle counter every other cycle. Please check your processor documentation.