

SAI RAHUL BHAT GAADHI RAJU

+91-7989035770 | gsrcbhat20@gmail.com | [linkedin.com/in/sairahulbhatg](https://www.linkedin.com/in/sairahulbhatg) | github.com/GsrBhat | gsrcbhat.github.io/

TECHNICAL SKILLS

Languages & HDL: C, Verilog, Python

Tools & Software: Vivado, Cadence

PROJECTS

RISC-V Pipelined ALU Design (RTL – Verilog)

- Designed and implemented a pipelined ALU aligned with RISC-V instruction execution
- Developed a multi-stage pipeline architecture emphasizing throughput and timing awareness
- Ensured RTL modularity and verified functional correctness using Verilog simulation in Vivado

Barrel Shifter Design using Verilog HDL

- Designed an N-bit barrel shifter using combinational logic
- Implemented efficient bit-level shifting through RTL modelling
- Simulated and validated functional behavior using HDL simulation tools

4-bit ALU Design using Verilog HDL

- Designed and simulated a 4-bit Arithmetic Logic Unit using Verilog HDL
- Implemented arithmetic and logical operations with modular RTL design
- Verified functional correctness through simulation in Vivado

CERTIFICATIONS

- NPTEL – Digital Design with Verilog (IIT Guwahati)
- NPTEL – VLSI RTL to GDS (IIIT Delhi)
- VLSI SoC Overview & Digital Design (Hands-On) – Maven Silicon

EDUCATION

B. Tech – Electronics and Communication Engineering

Anurag University, Hyderabad

CGPA: 8.01
Jun. 2024 – Present

Diploma – Electronics and Communication Engineering

Jawaharlal Nehru Government Polytechnic, Ramanthapur

CGPA: 9.2
2021 – 2024

Class – X

Sri Chaitanya Techno School

CGPA: 10
2021

ADDITIONAL

- Strong interest in backend VLSI (PD & STA)
- Consistent high performance in NPTEL assignments

DECLARATION

I hereby declare that the information provided above is accurate and correct to the best of my knowledge.

Date: 11-02-2026

Name: G. Sai Rahul Bhat

Place: Anurag University, Ghatkesar

Signature: