

Rohan Sen

Electronics & Communication Engineering | VLSI & RTL Design

Email: rohan.sen.ece@gmail.com | Phone: +91-9876543210 | GitHub: GsrBhat

LinkedIn: sairahulbhatg | Portfolio: rohansensemi.github.io

EDUCATION

National Institute of Technology - B.Tech in ECE | CGPA: 9.27 / 10.0 (2023 - 2027)

TECHNICAL SKILLS

Languages & HDL: Verilog HDL, SystemVerilog, C, Python, MATLAB

EDA Tools: Xilinx Vivado, Cadence Virtuoso, ModelSim, Synopsys Design Compiler

Domains: RTL Design, FPGA Prototyping, Static Timing Analysis (STA), Physical Design

PROJECTS

1. RISC-V RV32I 5-Stage Pipelined Processor Core (Verilog HDL, Xilinx Vivado)
 - Designed and validated a 5-stage CPU core with hazard unit and data forwarding.
2. FPGA-Accelerated Matrix Multiplier (SystemVerilog)
 - Implemented a 4x4 systolic array architecture for low-power edge-AI inference.
3. N-Bit Parameterized Barrel Shifter (Verilog HDL)
 - Designed high-speed shift-and-rotate combinational MUX tree structure.

CERTIFICATIONS

- NPTEL - Digital VLSI Design (IIT Madras) - Elite Gold
- Cadence Virtuoso Analog and Digital IC Design Flow