


EE103 Digital Systems 1

Wong Chin Hong

106

Maynooth International Engineering College
Fuzhou University



So far ... !

- We've used Karnaugh Maps to minimise logic ...
- We've implemented circuits using NAND only or NOR only gates ...
- We've looked in detail at the SR, D, JK and T flipflops ...
- We've analysed and designed a counter ...

TODAY, we are going to look at Registers ...



BUT FIRST, let's finish off the counter design from the last lecture ...



Designing a Counter

- Finally, we need to use NAND implementation. Note that, by default, complements are available from the flipflops.
- Converting to NAND gives:

$$A_J = B$$

$$B_J = CD = \overline{\overline{CD}} \quad (1)$$

$$C_J = D + \bar{A}B = \overline{\overline{D \cdot AB}} \quad (\gamma)$$

$$D_J = 1$$

$$A_K = BCD = \overline{\overline{BCD}} \quad (\gamma)$$


$$B_K = \bar{A} + CD = \overline{A \cdot \overline{CD}} \quad (\gamma)$$

$$C_K = D$$

$$D_K = 1$$

Designing a Counter

- This requires a total of 7 NAND gates, leading to the following circuit design:




Designing a Counter

- In the above diagram, all the variables (A, B, C, D) and their complements are generated by the outputs of the flipflops. For ease of viewing, these connections are omitted from the diagram.
- As is good practice in engineering design, we need to **carry out a self check of our design**.
- More importantly, we **need to determine what the unused states do in our design**, as these were not allowed for at the outset.
- Recall the concise form of the JK state table:

J	K	Q(τ)
0	0	0
0	1	0
1	0	1
1	1	\overline{Q}

Designing a Counter


- Carrying out a full self check of our circuit design we get the following table:



$$A_j = B$$

$$\begin{array}{c|c|c|c} 0 & 1 & 1 & 0 \\ \hline 0 & 1 & 1 & 0 \\ \hline 0 & 1 & 1 & 0 \\ \hline 0 & 1 & 1 & 0 \end{array}$$


Minterm	Count	ABCD	Flipflop Inputs							
			A_j	A_k	B_j	B_k	C_j	C_k	D_j	D_k
0	0	0000 <i>0001</i>	0	0	0	1	0	0	1	1



$$A_k = BCD$$


Designing a Counter

- Carrying out a full self check of our circuit design we get the following table:



$$A_j = B$$


Minterm	Count	ABCD	Flipflop Inputs							
			A_j	A_k	B_j	B_k	C_j	C_k	D_j	D_k
0	0	0000	0	0	0	1	0	0	1	1
1	1	0001	0	0	0	1	1	1	1	1
2	2	0010	0	0	0	1	0	0	1	1
3	3	0011	0	0	1	1	1	1	1	1
4	4	0100	1	0	0	1	1	0	1	1
11	5	1011	0	0	1	1	1	1	1	1
12	6	1100	1	0	0	0	0	0	1	1
13	7	1101	1	0	0	0	1	1	1	1
14	8	1110	1	0	0	0	0	0	1	1
15	9	1111	1	1	1	1	1	1	1	1
0	0	0000								



$$A_k = BCD$$



Designing a Counter

- Checking the unused states ...




Minterm	Count	ABCD	Flipflop Inputs							
			A_j	A_K	B_j	B_K	C_j	C_K	D_j	D_K
5	-	0101 1010 1	1	0	0	1	1	1	1	1

Handwritten red annotations on the table: A checkmark next to minterm 5, and red boxes around the input values 1, 0, 0, 1, 1, 1, 1 in the third row.




Designing a Counter

- Checking the unused states ...



$$A_J = B$$


Minterm	Count	ABCD	Flipflop Inputs							
			A_J	A_K	B_J	B_K	C_J	C_K	D_J	D_K
5	-	0101	1	0	0	1	1	1	1	1
10	-	1010	0	0	0	0	0	0	1	1
11	5	1011								
<hr/>										
6	-	0110	1	0	0	1	1	0	1	1
11	5	1011								
<hr/>										
7	-	0111	1	1	1	1	1	1	1	1
8	-	1000	0	0	0	0	0	0	1	1
9	-	1001	0	0	0	0	1	1	1	1
10	-	1010								



$$A_K = BCD$$


Designing a Counter

- Finally, although not required for the question, the behaviour of the designed counter can be summarized by the following state diagram (expressed using minterms):



Registers

- A **register** is a **set of binary storage cells**, each storing one bit of information.
- It consists of an array of flipflops connected together with a common clock.
- While the actual content of a register is binary information, the interpretation of this information will vary considerably from one application to another.




Registers

- An n -bit register consists of n flipflops and is capable of storing binary information containing n bits.
- In addition to flipflops, registers may also contain some combinational logic which can perform certain data processing tasks.
- Typically, the flipflops are used to store the information and the combinational circuitry controls when and how the information is transferred into the register.



Shift Registers

- A shift register is one that moves (or shifts) its information sideways (either left to right or right to left).
- The flipflops are cascaded together (i.e. in series) with the output of one connected to the input of the next.
- The flipflops are controlled by a common clock. On each clock pulse the information is shifted by one bit to either the left or to the right.



Shift Registers

- Note – a given binary number **multiplied by 2 corresponds to a shift to the LEFT** by one position and the new least significant bit (LSB) is set to 0.
- For example, consider the binary number: **0100**
- **Shift to the left** by one and insert 0 for the LSB gives:

1000

- This is the same as multiplying by 2, i.e.:

$$0100 \times 2 = 1000$$

Shift Registers

- Similarly – a given binary number **divided by 2 corresponds to a shift to the RIGHT** by one position and the new most significant bit (MSB) is set to 0.
- For example, consider the binary number: **1000**
- **Shift to the right** by one and insert 0 for the MSB gives:


0100

- This is the same as dividing by 2, i.e.:

$$1000 \div 2 = 0100$$

Serial & Parallel Data Entry

- There are two ways by which data can be entered into registers, namely serial and parallel entry.
- **Serial data entry** is where the data is entered one bit at a time:




Serial & Parallel Data Entry

- On each clock pulse, one bit of information is entered into the flipflop A. On subsequent clock pulses, this bit gets shifted from one flipflop to the next
- The circuit shown is an example of a **4-bit shift register**.
- **Parallel data entry** is where multiple data bits are entered to the register at the same time.



Serial & Parallel Data Entry


- The circuit below illustrates how 4-bits of information are transferred in parallel on a single clock pulse:



Universal Shift Register

- Both the serial and parallel data entry modes can be incorporated into a single IC known as the ***Universal Shift Register***, as shown in the following diagram:

Universal Shift Register



Universal Shift Register

- This device allows for easy conversion from serial to parallel.
- For example, a 4-bit serial word could be clocked into the shift registers in 4 cycles.
- When the full word is entered the mode can be changed to parallel and the parallel word can then be clocked out in one cycle.

