

Solutions to Tutorial Sheet 6 - Counters

1.

$$A_J = A_0 A_1 A_2$$

$$A_K = A_0$$

$$B_J = B_K = A_0 A_1$$

$$C_J = A_0 \overline{A_3}$$

$$C_K = A_0$$

$$D_J = D_K = 1$$

J	K	Q
0	0	Q
0	1	0
1	0	1
1	1	\overline{Q}

Minterm	Count	A ₃ A ₂ A ₁ A ₀	Flipflop Inputs			
			A _J A _K	B _J B _K	C _J C _K	D _J D _K
0	0	0 0 0 0	0 0	0 0	0 0	1 1
1	1	0 0 0 1	0 1	0 0	1 1	1 1
2	2	0 0 1 0	0 0	0 0	0 0	1 1
3	3	0 0 1 1	0 1	1 1	1 1	1 1
4	4	0 1 0 0	0 0	0 0	0 0	1 1
5	5	0 1 0 1	0 1	0 0	1 1	1 1
6	6	0 1 1 0	0 0	0 0	0 0	1 1
7	7	0 1 1 1	1 1	1 1	1 1	1 1
8	8	1 0 0 0	0 0	0 0	0 0	1 1
9	9	1 0 0 1	0 1	0 0	0 1	1 1
0	0	0 0 0 0				

Since the minterms follow the count exactly from 0 through to 9, the BCD counter must be using weights **8 4 2 1**.

2.

$$J_A = K_A = 1$$

$$J_B = K_B = \overline{\overline{A} \overline{C} \overline{D}} = A + C\overline{D}$$

$$J_D = C$$


$$J_C = K_C = \overline{\overline{A} \overline{B} \overline{C} \overline{D}} = AB + C\overline{D}$$

$$K_D = \overline{\overline{A} + \overline{B} + \overline{C}} = ABC$$

Minterm	Count	A B C D	Flipflop Inputs			
			J _A K _A	J _B K _B	J _C K _C	J _D K _D
0	0	0 0 0 0	1 1	0 0	0 0	0 0
8	1	1 0 0 0	1 1	1 1	0 0	0 0
4	2	0 1 0 0	1 1	0 0	0 0	0 0
12	3	1 1 0 0	1 1	1 1	1 1	0 0
2	4	0 0 1 0	1 1	1 1	1 1	1 0
13	5	1 1 0 1	1 1	1 1	1 1	0 0
3	6	0 0 1 1	1 1	0 0	0 0	1 0
11	7	1 0 1 1	1 1	1 1	0 0	1 0
7	8	0 1 1 1	1 1	0 0	0 0	1 0
15	9	1 1 1 1	1 1	1 1	1 1	1 1
0	0	0 0 0 0				

This counter uses a **1 2 4 2 weighted code** (this is the code that relates the sequence to a conventional count sequence of 0, 1, 2, 3, 4, 5, ... etc.)


3.





Minterm	WXYZ	Flipflop Inputs							
		W _J	W _K	X _J	X _K	Y _J	Y _K	Z _J	Z _K
0	0 0 0 0	0	X	0	X	0	X	1	X
1	0 0 0 1	0	X	0	X	1	X	X	0
3	0 0 1 1	0	X	1	X	X	1	X	0
5	0 1 0 1	0	X	X	0	1	X	X	0
7	0 1 1 1	1	X	X	1	X	1	X	1
8	1 0 0 0	X	0	0	X	0	X	1	X
9	1 0 0 1	X	0	0	X	1	X	X	0
11	1 0 1 1	X	0	1	X	X	1	X	0
13	1 1 0 1	X	0	X	0	1	X	X	0
15	1 1 1 1	X	1	X	1	X	1	X	1
0	0 0 0 0								

Operation	J	K
Stay at 0	0	X
Stay at 1	X	0
Go to 0	X	1
Go to 1	1	X


Carry out minimisation using KMaps. The unused states 2, 4, 6, 10, 12 and 14 can be treated as don't care terms.




$$W_J = W_K = XY$$




$$X_J = X_K = Y$$




$$Y_J = Z$$



$$Y_K = 1 \text{ or } Y \text{ or } Z$$



$$Z_J = 1 \text{ or } \overline{Z} \text{ or } \overline{X} \text{ or } \overline{Y}$$



$$Z_K = XY$$


Carry out a self check:

$$W_J = W_K = XY \quad X_J = X_K = Y \quad Y_J = Z \quad Y_K = Y \quad Z_J = \overline{Y} \quad Z_K = XY$$

Count	Minterm	WXYZ	Flipflop Inputs						JK	Q
			W _J	W _K	X _J	X _K	Y _J	Y _K		
0	0	0000	0	0	0	0	0	0	1	0
1	1	0001	0	0	0	0	1	0	1	0
2	3	0011	0	0	1	1	1	1	0	0
3	5	0101	0	0	0	0	1	0	1	0
4	7	0111	1	1	1	1	1	1	0	1
5	8	1000	0	0	0	0	0	0	1	0
6	9	1001	0	0	0	0	1	0	1	0
7	11	1011	0	0	1	1	1	1	0	0
8	13	1101	0	0	0	0	1	0	1	0
9	15	1111	1	1	1	1	1	1	0	1
0	0	0000								
	2	0010	0	0	1	1	0	1	0	0
	4	0100	0	0	0	0	0	0	1	0
	5	0101	OK							
	6	0110	1	1	1	1	0	1	0	1
	8	1000	OK							
	10	1010	0	0	1	1	0	1	0	0
	12	1100	0	0	0	0	0	0	1	0
	13	1101	OK							
	14	1110	1	1	1	1	0	1	0	1
	0	0000	OK							

No lockout, as all the unused states return to the main sequence. The counter employs a *weighted code of 5 2 1 1*.


Final Counter Design:



4. (a)


Minterm	WXYZ	Flipflop Inputs				Operation	T
		W_T	X_T	Y_T	Z_T		
0	0 0 0 0	0	0	0	1	Stay at 0	0
1	0 0 0 1	0	0	1	1	Stay at 1	0
2	0 0 1 0	0	0	0	1	Go to 0	1
3	0 0 1 1	0	1	1	1	Go to 1	1
4	0 1 0 0	1	1	1	1		
11	1 0 1 1	0	1	1	1		
12	1 1 0 0	0	0	0	1		
13	1 1 0 1	0	0	1	1		
14	1 1 1 0	0	0	0	1		
15	1 1 1 1	1	1	1	1		
0	0 0 0 0						

Minterms 5, 6, 7, 8, 9 and 10 can be treated as don't care terms.




$$W_T = \overline{W}X + XYZ$$

$$= \overline{\overline{\overline{W}X}} \overline{\overline{\overline{XYZ}}}$$




$$X_T = \overline{W}X + YZ$$

$$= \overline{\overline{\overline{\overline{W}X}}} \overline{\overline{\overline{YZ}}}$$




$$Y_T = \overline{W}X + Z$$

$$= \overline{\overline{\overline{\overline{\overline{W}X}}}} \overline{\overline{\overline{Z}}}$$



$$Z_T = 1$$



Each dashed box represents one 7410 IC

Carry out a self check:


Minterm	WXYZ	Flipflop Inputs			
		W_T	X_T	Y_T	Z_T
0	0 0 0 0	0	0	0	1
1	0 0 0 1	0	0	1	1
2	0 0 1 0	0	0	0	1
3	0 0 1 1	0	1	1	1
4	0 1 0 0	1	1	1	1
11	1 0 1 1	0	1	1	1
12	1 1 0 0	0	0	0	1
13	1 1 0 1	0	0	1	1
14	1 1 1 0	0	0	0	1
15	1 1 1 1	1	1	1	1
0	0 0 0 0				
5	0 1 0 1	1	1	1	1
10	1 0 1 0	0	0	0	1
11	1 0 1 1	OK			
6	0 1 1 0	1	1	1	1
9	1 0 0 1	0	0	1	1
10	1 0 1 0	OK			
7	0 1 1 1	1	1	1	1
8	1 0 0 0	0	0	0	1
9	1 0 0 1	OK			

**No Lockout in
current design**

4. (b)


Minterm	WXYZ	Flipflop Inputs			
		W_T	X_T	Y_T	Z_T
5	0 1 0 1	0	1	0	1
0	0 0 0 0				
6	0 1 1 0	0	1	1	0
0	0 0 0 0				
7	0 1 1 1	0	1	1	1
0	0 0 0 0				
8	1 0 0 0	1	0	0	0
0	0 0 0 0				
9	1 0 0 1	1	0	0	1
0	0 0 0 0				
10	1 0 1 0	1	0	1	0
0	0 0 0 0				

Operation	T
Stay at 0	0
Stay at 1	0
Go to 0	1
Go to 1	1




$$W_T = \overline{W}X\overline{Y}Z + WXYZ + W\overline{X}\overline{Y} + W\overline{X}Z$$

$$= (\overline{W}X\overline{Y}Z)(WXYZ)(W\overline{X}\overline{Y})(W\overline{X}Z)$$




$$X_T = \overline{W}X + YZ$$

$$= (\overline{W}X)(YZ)$$



$$Y_T = YZ + \overline{W}XZ + \overline{W}X\overline{Z} + WXZ + WY\overline{Z}$$

$$= (YZ)(\overline{W}XZ)(\overline{W}X\overline{Z})(WXZ)(WY\overline{Z})$$



$$Z_T = Z + \overline{W}X + WX + W\overline{X}\overline{Y}Z$$

$$= Z.(\overline{W}X).(WX).(W\overline{X}\overline{Y}Z)$$

Hence, the modified design becomes:

$$W_T = (\overline{\overline{W}\overline{X}\overline{Y}\overline{Z}})(\overline{\overline{W}\overline{X}\overline{Y}\overline{Z}})(\overline{\overline{W}\overline{X}\overline{Y}})(\overline{\overline{W}\overline{X}\overline{Z}})$$

$$X_T = (\overline{\overline{W}\overline{X}})(\overline{Y\overline{Z}})$$

$$Y_T = (\overline{Y\overline{Z}})(\overline{\overline{W}\overline{X}\overline{Z}})(\overline{\overline{W}\overline{X}\overline{Z}})(\overline{W\overline{X}\overline{Z}})(\overline{W\overline{Y}\overline{Z}})$$

$$Z_T = \overline{\overline{Z}(\overline{\overline{W}\overline{X}})(\overline{W\overline{X}})(\overline{W\overline{X}\overline{Y}\overline{Z}})}$$


This design requires a total of 16 NAND gates, 1 five-input NAND gate, 4 four-input NAND gates, 6 three-input NAND gates and 5 two-input NAND gates.

To implement this design using only three-input NAND gates, a total of 26 gates would be required (i.e. 9 7410 ICs). *Note, each four-input and five-input NAND gate can be replaced with 3 three-input NAND gates!!*

5.


Minterm	WXYZ	Flipflop Inputs				Operation	D
		W _D	X _D	Y _D	Z _D		
0	0 0 0 0	0	0	0	1	Stay at 0	0
1	0 0 0 1	0	0	1	0	Stay at 1	1
2	0 0 1 0	0	0	1	1	Go to 0	0
3	0 0 1 1	0	1	0	0	Go to 1	1
4	0 1 0 0	1	0	1	1		
11	1 0 1 1	1	1	0	0		
12	1 1 0 0	1	1	0	1		
13	1 1 0 1	1	1	1	0		
14	1 1 1 0	1	1	1	1		
15	1 1 1 1	0	0	0	0		
0	0 0 0 0						

Minterms 5, 6, 7, 8, 9 and 10 can be treated as don't care terms.

W_D 


$$W_D = \bar{W}X + W\bar{Y} + W\bar{Z} + W\bar{X}$$

$$= \overline{(\bar{W}X)(W\bar{Y})(W\bar{Z})(W\bar{X})}$$

 X_D 


$$X_D = W\bar{Y} + W\bar{Z} + \bar{X}YZ$$

$$= \overline{(\bar{W}\bar{Y})(\bar{W}\bar{Z})(\bar{X}YZ)}$$

 Y_D 

$$Y_D = \bar{W}X + Y\bar{Z} + \bar{Y}Z$$

$$= \overline{(\bar{W}X)(Y\bar{Z})(\bar{Y}Z)}$$

 Z_D 

$$Z_D = \bar{Z}$$


This design requires 10 NAND gates, 1 four-input gate, 3 three-input gates and 6 two-input gates. Using three-input gates only, 12 NAND gates are necessary to implement the design. This is equivalent to using **four 7410 ICs**.

Alternative minimisation of W_D as follows:

 W_D

$$W_D = X\bar{Y} + W\bar{Z} + W\bar{X}$$

$$= \overline{(X\bar{Y})(W\bar{Z})(W\bar{X})}$$



Yields a design that requires a total 11 three-input NAND gates. However, **four 7410 ICs are still required**.