

Q1 (a) (i)

Port mapped (pmio) vs memory mapped i/o (mmio)

- port map usually smaller
- pmio needs special pins on CPU.
- pmio needs special instructions to access ports
- because port map is smaller, addr decoding may be easier
- etc - others possible

4 marks

(ii) Device A 2 registers, 8bit port map \Rightarrow 256 addresses

| | | |
|---|----|---|
| B | 16 | - |
| C | 8 | - |
| D | 8 | - |

Need to choose appropriate addresses carefully

A bad solution - addr dec algebraic expressions would be complex

| | |
|-----|-------------|
| A | 0x00 - 0x01 |
| B | 0x02 - 0x11 |
| C | 0x12 - 0x1A |
| D | 0x1A - 0x21 |
| /// | 0xFF |

expressions would be complex

Good solution

start addr = multiple of size

| | |
|--------|-------------|
| A (2) | 0x00 - 0x01 |
| /// | |
| B (16) | 0x10 - 0x1F |
| /// | |
| C (8) | 0x20 - 0x27 |
| D (8) | 0x28 - 0x2F |
| /// | 0x30 |
| /// | 0xFF |

6 marks

Q1 (a) (iii)

$$\begin{array}{rcl} A & 060000 & 0000 = 0 \times 00 \\ & 060000 & 0001 = 0 \times 01 \end{array}$$

$$\overline{CS_A} = \overline{(\overline{A_7} \overline{A_6} \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1})}$$

$$\begin{array}{rcl} B & 0 \times 12 & = 0600010000 \\ & 0 \times 1F & = 0600011111 \end{array}$$

$$\overline{CS_B} = \overline{(\overline{A_7} \overline{A_6} \overline{A_5} A_4)}$$

$$\begin{array}{rcl} C & 0 \times 20 & = 0600100000 \\ & 0 \times 27 & = 0600100111 \end{array}$$

$$\overline{CS_C} = \overline{(\overline{A_7} \overline{A_6} \overline{A_5} \overline{A_4} A_3)}$$

$$\begin{array}{rcl} D & 0 \times 28 & = 0600101000 \\ & 0 \times 2F & = 0600101111 \end{array}$$

$$\overline{CS_D} = \overline{(\overline{A_7} \overline{A_6} \overline{A_5} \overline{A_4} A_3)}$$

10 marks

Q1(b) ii) Fault — notes — eg bug in s/w not covered by testing and hasn't run yet

Controlled failures — notes — eg DVD player laser fails (anticipated by developers) — display error message to user

Uncontrolled failures — notes — eg DVD player user places DVD badly such the driver jams and can't open or shut — engineers didn't anticipate this so no failure recovery or mitigation was designed.

8 marks

ii) Worklog — notes

Q2 (a) (i) R_{C2} low but no key pressed means all row lines to right of resistors are open circuit.
 Therefore circuit is V_{CC} — resistor — port input line.
 Therefore port input is essentially connected to V_{CC} and reads as High. $R_{C6} \dots R_{C9} = 1111$.

4 marks

(ii) If 4 keys pressed the circuit for R_{C5} is


4 marks

$V_{CC} \rightarrow R_{C2} \rightarrow \text{Low} = \text{Gnd} \Rightarrow R_{C5}$ reads low
 and $R_{C6} \dots R_{C9} = 1011$

(iii) Redrawing circuit for R_{C6}

4 marks

R_1 to R_n act as pull up resistors when switches are open.



one of
 (When switch closed and R_{C6} to R_{C2} are driven low,
 the entire voltage is dropped across R_1 or R_2 or
 R_3 or R_4 and corresponding row input reads low.)

The resistor values (100k Ω) ensure that very little current flows when switches are closed. This ensures low power consumption.

Q 2 (b) something like ..

scanKeys():

for $w = 0$ to 2 :

ports bits 2:0 = col.

rowKeys = portC bit 6:3

if (rowKeys < 1110) then row = 3, ^{column} // 0 based indexing

else if (rowKeys is 1101) then row = 2, return

- 10 11 - - = 1, return

$\therefore 0111 \therefore \therefore = 0, \text{rehun}$


// otherwise repeat for next column

$\epsilon_1 = \text{none}, \epsilon_2 = \text{none} \quad // \text{ no added force}$

Q2 (c) (i) $N_{\text{bits/sample}}$ - determines the resolution (number of voltage steps) in the input signal

Voltage reference — determines min and max voltages
Hd can be sensed and hence
the range and hence the size of coil strip

(ii) $V_{ref\ min} = 0.5V$, $V_{ref\ max} = 2.5V$ — using these we can sense whole range of input signal



Q 2 (c) (contd.)

(iii) 10 bit ADC $\Rightarrow 2^{10} = 1024$ steps

$$\text{voltage range} = V_{\text{refmax}} - V_{\text{refmin}} = 2V$$

$$\Rightarrow \text{step size (resolution)} = \frac{2}{1024} = 1.953mV$$

(iv) Range is 0.5 - 2.5V. Step size = 1.953mV

$$num_v = 2^B \frac{V - V_{\text{min}}}{V_{\text{max}} - V_{\text{min}}} \Rightarrow num_2 = 2^{10} \frac{(2 - 0.5)}{(2.5 - 0.5)}$$

$$= 768$$

Q3 (a)

const T_BIT_US = 1000000 / 2400

init():

configure port for 1 output, called tx
set tx = MARK // high

transmitChar(ch)

set tx = SPACE // start bit
delay T_BIT_US

for i = 0 to 7

set tx = bit i of ch // data, LSB first

delay T_BIT_US

// no parity, 2 stop bits

set tx = MARK // stop bit 1


delay T_BIT_US

set tx = MARK // stop bit 2

delay T_BIT_US

Q3 (b) (i)

5 marks



Q3 (b) (ii)

$$T_{clk} = 625 \text{ ns}$$

$$T_{sample} = 2 \times 8 \times T_{bit} + T_{clk}$$

$$\text{in SPI } T_{bit} = T_{clk}$$

$$\Rightarrow T_{sample} = 17 T_{clk} = 10625 \text{ ns}$$

3 marks

$$\text{Sample rate} = \frac{1}{T_{sample}} \approx 94118 \text{ Samples/s}$$

(iii)

int16 value;


value = spiByte1 & 0b00011111; // grab 5 MSB ($D_{11} \dots D_7$) of data
// which are in bits 4:0 of spiByte1

6 marks



value = value << 7; // left shift 7 places so that
bits 4..0 become bits 11..7

tmp = spiByte2 >> 1; // grab 7 LSB ($D_6 \dots D_0$) of data
// which are in bits 7:1 of spiByte2


value = value | tmp; // value now has all bits $D_{11} \dots D_0$ of data



Q3 (c)



9 nbs



Q4 (a) (i) — see notes 4.20, slide 15 5 marks

(ii) polled interrupt (as used by the PIC MCU)
has a single interrupt service routine and interrupt priority is implemented in software by the order in which we check devices.

interrupt isr():

if (device 1 interrupt flag)

handleDevice1Interrupt()

4 marks

else if (device 2 interrupt flag)

handle device 2 interrupt

else if (device 3 interrupt flag)

handle device 3 interrupt

(iii) Any 2 of these:

polling: - all I/O transfers controlled by software in the "foreground"

- simple to implement

2 marks

- usually software checks the hardware device at regular intervals

polled interrupts:

- I/O transfers occur when device interrupts to ask for service (in "background")

- more efficient than polling

- requires implementation of a single ISR and may need care with variables shared by ISR and superloop

Q4(b) (i) For max timeout, use max prescaler value

$$F_{osc} = 10\text{MHz} \Rightarrow T_{osc} = \frac{1}{10\text{MHz}} = 100\text{ns}$$

$$\Rightarrow T_{cy} = 4 \times T_{osc} = 400\text{ns}$$

With 8x prescaler, timer increments every $8 \times 400 = 3200\text{ns}$

$$\begin{aligned}\text{max timeout for 16 bit timer is } 2^{16} &= 65536 \text{ ticks} \\ &= 65536 \times 3200\text{ns} \\ &\approx 209.7\text{ms}\end{aligned}$$

4 marks

timer resolution is 1 tick = 3200ns

timer settings : 8x prescaler
timer initial value = 0

(ii) Task A 10 Hz \Rightarrow 100ms period

Task B 8 Hz \Rightarrow 125ms period

3 marks common denominator time = 25ms — superloop tick time

$$\Rightarrow \text{Task A} = 4 \text{ ticks}$$

$$\text{Task B} = 5 \text{ ticks}$$

(iii) We want a timeout of 25ms

Again $T_{cy} = 400\text{ns}$, max timer ticks is $2^{16} = 65536$

4 marks \Rightarrow 1x prescaler : max timeout is $65536 \times 400 \times 1 \approx 26\text{ms}$ ✓
(this is bigger than 25ms so ok)

We want timer to expire in 25ms = $25000000\text{ns} / 400\text{ns} = 62500$ timer ticks

$$\text{initial timer value} = 2^{16} - N = 65536 - 62500 = \underline{\underline{3036}}$$

Q 4 (b) (iv) from part (ii) task A needs to do its red work only every 4th superloop (because its period is 4 superloop ticks where each superloop tick is 25ns).

7 marks

task A():

static countdown = TASKA_TICKS // ie. 4 ticks

decrement countdown

if (countdown is 0):

set countdown = TASKA_TICKS

mainBodyOfTaskA()