## **Analogue Electronics 1 (EE204FZ)**

## **Tutorial 3 (Solutions)**

Q1.

- 1. (B)
- 2. (C)
- 3. (A)
- 4. (B)
- 5. (A)

Q2.

1.


A small signal is defined as a signal which remains in an area and is so small that it can be approximated by a straight line (linearization) without introducing large errors.

2.

Clipping is a small-signal failure. It occurs when the signal you are amplifying hits either the maximum or minimum voltage and thus it becomes flatlines as it cannot go past either of these limits.

To avoid it, set the bias point such that the signal is away from the edges. However, if the signal is too large, clipping becomes inevitable.

3.



Q3.

We apply the MOSFET equation in the saturation region (with the channel length modulation parameter accounted for):

$$\begin{split} I_{\rm D} &= \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - V_{\rm T})^2 (1 + \lambda V_{\rm DS}) \\ \text{Hence, } I_{\rm D1} &= \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - V_{\rm T})^2 (1 + \lambda V_{\rm DS} \ ) \text{ and } I_{\rm D2} = \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - V_{\rm T})^2 (1 + \lambda V_{\rm DS2}) \\ &\qquad \qquad \frac{I_{\rm D1}}{I_{\rm D2}} = \frac{1 + \lambda V_{\rm DS1}}{1 + \lambda V_{\rm DS2}} \end{split}$$

Insert the values provided in the question:

$$\frac{3}{3.4} = \frac{1+5\lambda}{1+10\lambda}$$

Solving the above equation gives  $\lambda = 0.4/13 = 0.0308 \, V^{-1}$  (pay attention to the fact that the channel length modulation parameter has units).

In order to calculate the small-signal output resistance, we first calculate  $I_{D(Sat)}$ :

$$I_{\text{D(Sat)}} = \frac{1}{2} \mu_{\text{n}} C_{\text{ox}} \frac{W}{L} (V_{\text{GS}} - V_{\text{T}})^2 = \frac{I_{\text{D2}}}{1 + \lambda V_{\text{DS2}}} = \frac{3.4 \text{ mA}}{1 + 0.0308 \times 10} = 2.6 \text{ mA}$$

$$r_0 = \frac{1}{\lambda I_{\text{D(Sat)}}} = \frac{1}{0.0308 \times 2.6 \times 10^{-3}} = 12.5 \text{ k}\Omega$$

Q4.

The calculation given here tries to provide an exact solution to the problem. However, in the first-order approximation, one can ignore the channel length modulation parameter while calculating  $I_{DQ}$  and  $V_{DSQ}$ . This will simplify at least part (a) of the question quite a bit.

(a) We start by assuming that the MOSFET is in the saturation region and we will prove with the  $V_{DSQ}$  we obtain that it is indeed the case:

$$I_{\rm DQ} = \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - V_{\rm T})^2 (1 + \lambda V_{\rm DSQ})$$

The MOSFET is under voltage-divider bias, we can calculate its  $V_{GS}$ :

$$V_{\text{GS}} = V_{\text{G}} = \frac{R_2}{R_1 + R_2} V_{\text{DD}} = \frac{60}{240 + 60} (3.3 \text{ V}) = 0.66 \text{ V}$$

All the terms in the first equation are known except for  $I_{DQ}$  and  $V_{DSQ}$ . Applying Kirchhoff's voltage law to the drain-source side of the MOSFET:

$$V_{\rm DD} - I_{\rm DQ} R_{\rm D} - V_{\rm DSQ} = 0$$


We have two equations with two unknowns ( $I_{DQ}$  and  $V_{DSQ}$ ). Solving the set of two simultaneous equations, we have:

$$I_{DQ} = 2.76 \times 10^{-4} \text{ A} = 0.276 \text{ mA} \text{ and } V_{DSQ} = 1.09 \text{ V} > V_{GS} - V_{T} = 0.26 \text{ V}$$

The MOSFET is indeed in the saturation region.

(b) 
$$g_m = \mu_n C_{\text{ox}} \frac{W}{L} (V_{\text{GS}} - V_{\text{T}}) = 2.08 \times 10^{-3} \text{ A/V}$$
 
$$r_0 = \frac{1}{\lambda I_{\text{D(Sat)}}} = \frac{1}{\frac{\lambda}{2} \mu_n C_{\text{ox}} \frac{W}{L} (V_{\text{GS}} - V_{\text{T}})^2} = 1.85 \times 10^5 \Omega = 185 \text{ k}\Omega$$

(c) Assuming that the frequency is sufficiently high, the input (de)-coupling capacitor  $C_{C1}$  can be ignored. The small-signal equivalent circuit is (students are encouraged to discuss why this is the case):



$$R_1||R_2 = 48 \text{ k}\Omega$$

$$v_{\text{GS}} = \frac{R_1 || R_2}{R_{\text{Si}} + R_1 || R_2} v_{\text{i}} = \frac{48}{2 + 48} v_{\text{i}} = 0.96 v_{\text{i}}$$

$$r_0 || R_D = (185 \text{ k}\Omega) || (8 \text{ k}\Omega) = 7.67 \text{ k}\Omega$$

$$A = \frac{v_0}{v_i} = 0.96 \frac{v_0}{v_{GS}} = 0.96 [-g_m(r_0||R_D)] = -(0.96)(2.08 \times 10^{-3})(7.67 \times 10^3) = -15.3$$

If one ignores all the complications and apply the gain equation directly,

$$A = -g_m R_D = -(2.08 \times 10^{-3})(8 \times 10^3) = -16.6$$

The difference is only  $^{\sim}8\%$  which means that the later often is a good enough approximation for many applications.

Q5.

The NMOS is under voltage-divider bias. Let's calculate its gate electric potential first:

$$V_{\rm G} = \frac{R_2}{R_1 + R_2} V_{\rm DD} = \frac{175}{225 + 175} (5 \text{ V}) = 2.19 \text{ V}$$

The electric potential difference between the gate and the source is:

$$V_{\rm GS} = V_{\rm G} - V_{\rm S} = V_{\rm G} - I_{\rm DQ} R_{\rm S} = 2.19 - I_{\rm DQ} R_{\rm S}$$

Let's assume that the NMOS is in the saturation region (we have to double check it after we obtain the value of  $V_{DSQ}$ ). Since we also know that  $\lambda = 0$ , we have

$$I_{\rm DQ} = \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - V_{\rm T})^2$$

Insert this equation into the expression for  $V_{GS}$ :

$$V_{\rm GS} = 2.19 - \frac{1}{2}\mu_{\rm n}C_{\rm ox}\frac{W}{L}(V_{\rm GS} - V_{\rm T})^2R_{\rm S} = 2.19 - 0.5(V_{\rm GS} - 0.8)^2$$


since  $\frac{1}{2}\mu_{\rm n}C_{\rm ox}\frac{W}{L}R_{\rm S}=0.5~{\rm V}^{-1}$ . This is a parabolic equation with respect to  $V_{\rm GS}$ . Solving the equation we have  $V_{\rm GS}=1.74~{\rm V}$ .

$$I_{\rm DQ} = \frac{1}{2}\mu_{\rm n}C_{\rm ox}\frac{W}{L}(V_{\rm GS} - V_{\rm T})^2 = 0.5(1.74 - 0.8)^2 = 0.442 \text{ mA}$$

$$V_{\rm DSQ} = V_{\rm DD} - I_{\rm DQ}(R_{\rm D} + R_{\rm S}) = 5 - (0.442 \times 10^{-3})[(1+4) \times 10^{3}] = 2.79 \,\text{V}$$

We should double check that  $V_{\rm DSQ}$  = 2.79 V >  $V_{\rm GS}$  –  $V_{\rm T}$  = 1.74 – 0.8 = 0.94 V. Hence, the NMOS is indeed in the saturation region.

(b) Assume that the frequency of the input signal is sufficiently high, so the input (de)-coupling capacitor  $C_{C1}$  can be ignored. We also ignore the small-signal output resistance  $r_0$  of the NMOS since it is usually a very large value. When  $R_L$  is infinitely large, the small-signal equivalent circuit is provided below (students are encouraged to discuss why the various resistors are positioned in such a way in the equivalent circuit):



We can calculate  $g_m$  using the large-signal parameters:

$$g_m = \mu_{\rm n} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - V_{\rm T}) = 0.94 \text{ mA/V}$$

Apply Kirchhoff's voltage law:

$$v_{\rm O} = 0 - g_m v_{\rm GS} R_{\rm D}$$

$$v_{\rm GS} = v_{\rm i} - g_m v_{\rm GS} R_{\rm S}$$
 or  $v_{\rm i} = v_{\rm GS} + g_m v_{\rm GS} R_{\rm S}$ 

The gain of the circuit is

$$A = \frac{v_{\rm O}}{v_{\rm i}} = \frac{-g_m v_{\rm GS} R_{\rm D}}{v_{\rm GS} + g_m v_{\rm GS} R_{\rm S}} = \frac{-g_m R_{\rm D}}{1 + g_m R_{\rm S}} = \frac{-(0.94)(4)}{1 + (0.94)(1)} = -1.94$$

(c) If  $R_L$  is not infinitely large, it is connected in parallel with  $R_D$ . We only need  $(R_D | | R_L)$  to be 75% of  $R_D$  for the gain to drop to its 75% point. Since  $R_D = 4 \text{ k}\Omega$ ,  $(R_D | | R_L) = 3 \text{ k}\Omega$ . Solving for  $R_L$ , we have  $R_L = 12 \text{ k}\Omega$ . Incidentally, as long as one understands that  $R_L$  and  $R_D$  are connected in parallel in the small-signal equivalent circuit, one will be able to answer this part of the question correctly, even if one cannot answer parts (a) and (b).