EE103 Digital Systems 1


Wong Chin Hong

106

Maynooth International Engineering College Fuzhou University

So far ...!

- We've used Karnaugh Maps to minimise logic ...
- We've implemented circuits using NAND only or NOR only gates ...
- We've analysed and designed a counter ...
- We've carried out multi-output minimisation and looked at the seven segment display ...



TODAY, we are going to look at the <u>FINAL section of</u> the notes – namely Programmable Logic Devices

- So far in this module (and particularly in our laboratories), we have implemented digital circuits using **integrated circuits** (ICs).
- As we know, the IC (often referred to as a chip) contains the electronic components for the digital gates and storage elements.
 The various components are interconnected in the chip.
- The number of pins on a chip can vary from 14 on a small IC package (as we have used in our labs) to several hundred on a large package.
- Each IC has an alphanumeric identifier printed on its surface and typically has an associated datasheet containing all its relevant information (such as pin layout etc.). These datasheets are typically found on the manufacturer's website.

- Implementation technology using and connecting together ICs is regarded as **fixed** in the sense that the hardware functionality has been specified at the manufacturing stage. A CMOS 4081 (AND) IC, for example, will only implement the logic operation of an AND gate.
- An alternative implementation technology, known as programmable logic devices (PLDs) have undefined functions at the time of manufacture.
- They are fabricated with structures that can implement various logic functions and structures that are used to control connections or to store information specifying the actual logic functions implemented.

- Such devices require **programming** (or reconfiguring) post manufacturing. Programming relates to making the necessary hardware connections to implement relevant functions.
- These connections can consist of **fuses**, which offer a once-off solution, or, more commonly, they can consist of metal oxide semiconductor field effect transistors (MOSFETs).
- MOSFETs offer an erasable solution, i.e. can be programmed, erased and reprogrammed as needed. These will be studied in detail in later relevant modules.



- In this section of the notes, we are going to examine three types of basic programmable logic devices, namely the Read Only Memory (ROM), the Programmable Array Logic (PAL) and the Programmable Logic Array (PLA).
- More advanced programmable devices, such as field-programmable gate arrays (FPGAs), will be studied in later modules.
- ROM, PAL and PLA all have similar structures but differ in their programmability.
- As a result, they have slightly different requirements on the minimisation process needed to implement a set of logic functions. These will be outlined in the next sections.

Consider the implementation of the following multi-output functions:

$$f_{1(AI, A0)} = \sum_{i=1}^{n} (1, 2, 3)$$


$$f_{2(AI, A0)} = \sum_{i=1}^{n} (0, 2)$$

In tabular form we can express the functions as follows:

	A_{I}	A_0	f	f_2	
m_0	0	0	0	_	
m_{l}	0	- 1	1	0	
m_2	1	0	1	1	
m_3		ı	1	0	
	7				•




• A simple conceptual circuit to implement these functions would be:





• The decoder is a standard circuit that produces all combinations of a given set of inputs. Here, we have 2 inputs and hence $2^2 = 4$ possible outputs, i.e. the minterms.

The typical 2 to 4 decoder circuit is:



• For convenience, we use the following alternative representation:







• This circuit is, in effect, a programmable **ROM** (or PROM).

• This structure has two distinct sections – the AND plane and the OR plane. This is the same basic structure for the PAL and PLA devices also.


Here, the AND plane is fixed,
 i.e. it is not programmable. All
 combinations of the inputs are
 produced as outputs of the AND
 plane, irrespective of whether or
 not they are needed.



- The OR plane, on the other hand, is programmable and we can program a particular function based on the appropriate selection of minterms. ×
- The functionality of the ROM can be viewed in two different ways.
- Firstly, it can be viewed as implementing multiple functions, as we have just seen.
 The inputs are A₁ and A₀ and f₁ is the first ROM output and f₂ is the second ROM output.




- The OR plane, on the other hand, is programmable and we can program a particular function based on the appropriate selection of minterms.
- The functionality of the ROM can be viewed in two different ways.
- It can also be viewed as a means of storing code.
- In this scenario, the inputs A₀ and A₁ are regarded as address lines and the outputs are words consisting of bits from f₁ and f₂.



• For example, when address $A_1A_0 = 00$, the output word is $f_1f_2 = 01$.


	A	A_0	f	f ₂	
m_0	0	0	0	I	—
$\mathbf{m}_{\mathbf{l}}$	0	1	ı	0	
m ₂	-1	0	1	1	
m ₃	1	1	T	0	

- Here, as we have 2 inputs, there are 4 possible words produced.
- The size of each word depends on the number of ROM outputs.



In general, a ROM with n input lines and m output lines contains an array of 2^n words each of m bits:






• Ex. 9.1 Implement the multi-output circuit represented by the


following truth table on a ROM structure:

			(V	
A	(B)	$\left(C\right)$	f_{l}	f_2	f_3	f_4
0	0	0	Ξ	0	Τ	0
0	0	1	1	0	-1	0
0	- 1	0	0	-1	1	-1
0	- 1	1	0	-1	0	1
- 1	0	0	1	-1	0	0
- 1	0	1	0	-1	0	-1
I	L	0	0	0	1	0
- 1	I	1	0	0	0	0

3 2 XH = 3 2

• Implementing this on a **ROM** requires a **3 to 8 decoder**, i.e. 8 minterms are produced.








- Implementing this on a **ROM** requires a **3 to 8 decoder**, i.e. 8 minterms are produced.
- The OR plane is then programmed by choosing the appropriate minterms for each of the four functions as per the table. Note, there is no minimisation necessary.
- The size of the ROM is 8 words x 4 bits.

		Α	В	С	f _l	f ₂	f ₃	f ₄
		0	0	0		0	Т	0
		0	0	- 1	1	0	1	0
ms		0	-1	0	0	-1	- 1	-1
e L		0	-1	- 1	0	-1	0	-1
minterms	1	1	0	0	- 1	-1	0	0
		1	0	- 1	0	-1	0	-1
∞		1	- 1	0	0	0	- 1	0
		1	-1	-1	0	0	0	0

The ROM implementation is:



- A Programmable Logic Array (PLA) comprises a programmable AND plane connected to a programmable OR plane.
- It does not decode the AND plane and, therefore, does not provide all possible minterms. Instead, it allows the AND plane to be programmed so as to generate product terms of the inputs variables.
- In the case of the PLA structure, we need to first minimise each of the output functions in order to obtain a minimal set of produce terms and, hence, a reduced AND plane.
- Furthermore, since the OR plane is also programmable and the functions can share the product terms from the AND plane, we need to carry out multi-output minimisation.


• Ex. 9.2 Implement the multi-output circuit given in Ex. 9.1 on a PLA structure.

· Recall:

Α	В	С	f _l	f_2	f_3	f ₄
0	0	0	_	0	_	0
0	0	- 1	1	0	ı	0
0	1	0	0	1	I	1
0	1	1	0	1	0	1
1	0	0	1	1	0	0
1	0	- 1	0	1	0	1
1	I	0	0	0	1	0
1	1	1	0	0	0	0


PLA 7 construct K-Map minmised Multi-output


Before we can implement the circuit, we need to first use
 Karnaugh Maps and multi-output minimisation in order to obtain the least number of product terms in the AND plane.




This gives:


ROM ABC 87AND





- A Programmable Array Logic (PAL) represents the third variation of the programmable logic devices where the **OR matrix is fixed**.
- Two sample PAL structures are shown below:






• Ex. 9.3 Implement the multi-output circuit given in Ex. 9.1 on a PAL 6H4 structure.


Once again:

Α	В	С	f _l	f_2	f_3	f_4
0	0	0		0	_	0
0	0	-1	- 1	0	I	0
0	-1	0	0	-1	1	1
0	-1	-1	0	-1	0	1
1	0	0	1	-1	0	0
1	0	-1	0	-1	0	1
I	- 1	0	0	0	1	0
	I	- 1	0	0	0	0

Before we can implement the circuit, we need to first use
 Karnaugh Maps and individually minimise each of the four functions.

• Since we are using the PAL 6H4 structure, we need to group the I's in the Karnaugh Maps.






• This gives:

$$f_{1} = \overrightarrow{BC} + \overrightarrow{AB}$$

$$f_{2} = \overrightarrow{AB} + \overrightarrow{AB}$$

$$f_{3} = \overrightarrow{AB} + \overrightarrow{BC}$$

$$f_{4} = \overrightarrow{AB} + \overrightarrow{ABC}$$



$$f_1 = \overline{BC} + \overline{AB}$$

$$f_2 = \overline{A}B + A\overline{B}$$

$$f_3 = \overline{AB} + \overline{BC}$$

$$f_4 = AB + ABC$$