

I choose Q1 Q2 Q3 ! Thank you!

Q1(a)

Q1. (a) sol As the question given, we know :

RAM 0x0 (4/6 KiB) 0x0 - 0xFFF - 0x17FF
boot loader ROM (highest 512B) 0x1E00 - 0x1FFF
EEPROM 0x1800 (1 KiB) 0x1800 - 0x1BFF
I/O 0x1C00 - 0x1CFF (UART 4, Inertial Sensor 10).

(i) range of I/O is 0x1C00 - 0x1CFF \rightarrow range = 0xFF
Hence, range = (255)

So number = $255^{10} + 1 = 256$ (in Dec.)

(ii) UART = 0x1C00 - 0x1C03 (0x1C04 - 0x1C05 can not use)
Sensor = 0x1C06 - 0x1C0F (suitable address)

Therefore, the address map is :

RAM	0x00 - 0xFFF	①
unused RAM	0x1000 - 0x17FF	②
EEPROM	0x1800 - 0x1BFF	③
UART	0x1C00 - 0x1C03	④
can not use!!!!	0x1C04 - 0x1C05	⑤
Inertial Sensor	0x1C06 - 0x1C0F	⑥
unused I/O	0x1C10 - 0x1CFF	⑦
///Unused ///	0x1D00 - 0x1DFF	⑧
boot loader ROM	0x1E00 - 0x1FFF	⑨

(iii) algebraic expression:

Active Low!

① boot loader ROM $\begin{cases} 0x1E00 = (000)11100000000 \\ 0x1FFF = (000)11111111111 \end{cases}$

$$\sim CS_{ROM} = \sim(A_{12} A_{11} A_{10} A_9)$$

② EEPROM $\begin{cases} 0x1800 \quad (110000000000) \\ 0x1BFF \quad (110111111111) \end{cases}$

$$\sim CS_{EEPROM} = \sim(A_{12} A_{11} \sim A_{10})$$


③ Inertial Sensor $\begin{cases} 0x1C06 \quad [11100000011]0 \\ 0x1C0F \quad [1110000111]1 \end{cases}$ - 0x1E08

$$\sim CS_{Sensor} = \sim(A_{12} A_{11} A_{10} \sim A_9 \sim A_8 \sim A_7 \sim A_6 \sim A_5 \sim A_4 A_3)$$

Q1. (b) sol (i) switch debounce :

① Count based Method : Measure switch value repeatedly value must be same for N polls to be considered stable.

② Digital filter based method : which is using digital simulation of low pass filter (with schmitt trigger) to realize switch debounce



(b) (ii) requirement :

- ① the bus-aware devices must have tri-state outputs
- ② the bus-aware devices must connect with the address bus (or data bus) directly
- ③ the bus-aware devices have suitable address.

(b) (iii) ADCON0 is $0b(1011\ 0001)$

We would like to select channel 4.

Q2(a)

Hanlin CA1.


No. P3/P6

Date Q2(a):

Q2 (a) Two difference between Syn and Asyn is shown as =

Synchronous	Asynchronous
① A common clock is share by transmitter and receiver.	① While in Asyn, each character contain its own start / stop bits.
② Data is sent in frames / blocks	② Data is sent in bytes / characters.
③ There is no gap between the data	③ There is a gap due to the stop bit.

(ii)


I₂C protocol =

- (iii)
- ① start
 - ② set EEPROM (address) register 0x53 (slave)
 - ③ write.
 - ④ ACK
 - ⑤ data '0x81' → (0x470) slave
 - ⑥ data '0x82' → (0x481) slave
 - ⑦ Stop

0x53 = 0101 0011

0x81 = 1000 0001

(iv) 0x82 = 1000 0010



Q2.(b)


sol.

Q2.

Q2(b)(i) 9600 8 0 2

baudRate = 9600 symbol/sec
 numDataBitPerWord = 8 data bit per asynchronous word
 parity = odd parity bit
 numStopBits = 2 stop bit per asynchronous word

(ii) $0x41 = 0b(0100\ 0001)$
 $0x08 = 0b(0000\ 1000)$



(iii) As the diagram given above, one asynchronous word
 = 1 startBit + 8 word bit + 1 parity bit + 2 stopBit
 = 12 bit

$$\text{Hence } T_1 = 12 \times \frac{1}{9600} = 0.00125 \text{ s}$$

$$2 \text{ Word need } 2T_1 = 0.0025 \text{ s}$$


$$\text{Therefore } N = \frac{1}{T} = \frac{1}{0.0025} = 400 \text{ sample/sec}$$

The max rate is 400 (sample/rate.)

Q3 (a) sol $V_{out} = V_{DD} \left(\frac{R_1}{R_1 + R_{FSR}} \right)$ (8 bits ADC) $\frac{2^8}{\Delta}$

(i) ① The number of bit per sample give us the resolution or step size of ADC. ② Voltage reference value determine the voltage range which is divided into 2^8 step.

(ii) We choose the voltage of $0 \sim 3V$, and the circuit is given as:



(iii) the min voltage step size $= \frac{3}{2^8} = 0.01172$ (V/step)

(iv) $U = 5 \times \frac{10k\Omega}{(10+20)k\Omega} = 1.667$ V

$N_1 = \frac{U}{\text{step}} = \frac{1.667}{0.01172} = 142.2 \approx 142$


(v) $N_2 = 208$

Hence $208 \times 0.01172 = 5 \times \frac{10}{10+X}$


$\therefore X = 10.5457$ Hence $R_{FSR} = 10.55 (k\Omega)$

Q.3 (b) sol.

(i) Hysteresis



b(ii) circuit is given as:



$$\text{Among } \left\{ \begin{aligned} \frac{R_3}{R_1} &= \frac{V_{LOW}}{V_{HIGH} - V_{LOW}} \quad (1) \\ \frac{R_2}{R_1} &= \frac{V_{LOW}}{V_{DD} - V_{HIGH}} \quad (2) \end{aligned} \right.$$

To prevent the oscillation near reference level, basic solution is implement 2 thresholds. The circuit utilizes the three resistance to reduce the oscillation caused by noise, which improve the stability of the whole circuit.

b(iii) $V_{DD} = 3.3V$ $V_{SS} = 0V$ threshold Voltage is $1.1V$

Due to noise is less than $\pm 0.2V$

$$\left\{ \begin{aligned} V_{LOW} &= 0.9V \\ V_{HIGH} &= 1.3V \end{aligned} \right.$$

And the REF circuit should not exceed $1mA$

$$\text{Hence } R_1 + R_2 \approx \frac{3.3V}{1mA} = 3300$$

According to the diagram, we know $R_1 = 2200\Omega$

$$\text{Hence } \left\{ \begin{aligned} R_2/R_1 &= \frac{9}{20} \\ R_3/R_1 &= \frac{1}{4} \end{aligned} \right.$$

$$\Rightarrow \left\{ \begin{aligned} R_2 &= \frac{9}{20} R_1 = 990\Omega \\ R_3 &= \frac{1}{4} R_1 = 4950\Omega \end{aligned} \right.$$

$$\text{Therefore } \left\{ \begin{aligned} R_1 &= 2200\Omega \\ R_2 &= 990\Omega \\ R_3 &= 4950\Omega \end{aligned} \right.$$

