


# EE103 Digital Systems 1

**Wong Chin Hong**

106

Maynooth International Engineering College  
Fuzhou University




# So far ... !


- We've used Karnaugh Maps to minimise logic ...
- We've implemented circuits using NAND only or NOR only gates ...
- We've introduced Sequential Logic and looked in detail at both the asynchronous and the synchronous SR flipflop ...

**TODAY, we are going to look at the D, JK and T flipflops ...**

**BUT FIRST, we are going to finish off the section on the SR flipflop...**



# Synchronous SR Flipflop




# Synchronous SR Flipflop

- By carefully analysing the state table, we can derive the following requirements table for the SR flipflop, where X represents don't care terms:

Sync SR ff

S	R	Q	Q( $\tau$ )
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	-



Operation	S	R
Stay at 0	0	X
Stay at 1	X	0
Go to 0	0	1
Go to 1	1	0

undefine.

# Synchronous SR Flipflop

- We can also express the flipflop behaviour in terms of a **Next State Equation**.
- This is simply a Boolean expression that relates the next output  $Q(\tau)$  to the inputs S and R and the previous output Q.
- The next state equation can be derived in two ways ...



## Karnaugh Map ...

- 0
- 1
- 2
- 3
- 4
- 5
- 6
- 7




# Synchronous SR Flipflop

Logic Circuit ...


$$\cancel{Q(T) = Q + \bar{S}Q}$$

$$Q(T) = S + \bar{R}Q \leftarrow$$



# Synchronous SR Flipflop

Logic Circuit ...



$$\underline{\underline{Q(\tau) = \bar{S} \bar{Q}}}$$


$$\underline{\underline{\bar{Q}(\tau) = Q \bar{R}}}$$





# Synchronous SR Flipflop

Logic Circuit ...



- ①  $\bullet \leftrightarrow +$
- ② bar each term
- ③ bar everything
- ④ simplify the complement

$$Q(t) = S + \bar{R}Q$$

$$Q(t) = \overline{\overline{S} \overline{Q} \overline{R}}$$

$$= \overline{\overline{S}} + \overline{\overline{Q} \overline{R}}$$

$$Q(\tau) = \overline{\overline{S} \overline{Q}}$$

$$\overline{Q(\tau)} = \overline{\overline{Q} \overline{R}}$$

$$Q(\tau) = S + Q\bar{R}$$

$$\Rightarrow Q(\tau) = \overline{\overline{S} \overline{Q} \overline{R}}$$

$$\bar{R}Q = Q\bar{R}$$

De Morgan


De



SR	S	R
→ stay 0	0	X
nical → stay 1	X	0
go → 0	0	1
along go → 1	1	0

tates.

- The state diagram for the synchronous SR flipflop is as follows;




flows:

S	R
X 0	0 X
↓	↓
0 0	→ 0 0
1 0	→ 0 1


# D (Data) Flipflop

- The **D or data flipflop** is the simplest of all the flipflops.
- It basically allows the transfer of data in a synchronised manner.
- The D flipflop is a modified version of the SR flipflop where the inputs S and R are tied together with an inverter between them, as follows:



# D (Data) Flipflop

D - O

$$D = 1$$


$S \neq R$

$Q$	$S$	$R$	$Q \vee R$	$Q \wedge R$
0	0	0	0	0
0	1	0	1	0
1	0	0	0	0
1	1	0	1	0

0 ref  
1 set  
undefined




# D (Data) Flipflop

- The **state table** is easily derived from that of the SR flipflop as follows:

D	S	R	$Q(\tau)$
0	0	1	0
1	1	0	1

*Q is set to 0*

*Q is set to 1*



D	$Q(\tau)$
0	0
1	1



# D (Data) Flipflop

- Note that the condition  $S = R$  cannot occur due to the presence of the inverter and, hence, the indeterminate state of the SR flipflop is not an issue here.
- In brief, for the D flipflop, the next output is simply the same as the input (once the CLK is high).

D	Q( $\tau$ )
0	0
1	1

# D (Data) Flipflop

- The **requirements table** is as follows:

Operation	D
Stay at 0	0
Stay at 1	1
Go to 0	0
Go to 1	1

D	S	R	Q	Q(t)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	0	1

# JK Flipflop


- The JK flipflop is a refined version of the SR flipflop, where the indeterminate state of the SR flipflop is now defined.

can define

- Here, **S** now becomes **J** and **R** becomes **K**, as follows:




# JK Flipflop



## SR flipflop

# JK Flipflop

- Let us now consider the operation of the JK flipflop ...






# JK Flipflop

- If **J = 0** and **K = 0** ...

AB	f
00	1
01	1
10	1
11	1




S	R	Q	Q(t)
1	1	0	0
1	1	0	1

# JK Flipflop


- If  $\mathbf{J} = \mathbf{0}$  and  $\mathbf{K} = \mathbf{I} \dots$

AB	f
00	1
01	1
10	1
11	0




# JK Flipflop

- If **J = 1** and **K = 0** ...




# JK Flipflop

- If **J = 1** and **K = 0** ...
- Then when  $\text{CLK} \rightarrow 1$ ,  $\overline{R_C} = 1$ ,  $S_C \rightarrow \overline{\overline{Q}} = Q$
- Since  $S_C = Q$ ,  $Q(\tau) \rightarrow Q \overline{Q} = 1$  and since  $\overline{R_C} = 1$ ,  $\overline{Q}(\tau) \rightarrow 0$
- Hence  $Q(\tau) \rightarrow 1$  and  $\overline{Q}(\tau) \rightarrow 0$  (same as the SR flipflop)




# JK Flipflop

- If **J = 1** and **K = 1** ...
- Then when  $\text{CLK} \rightarrow 1$ ,  $S_C \rightarrow Q$  and  $R_C \rightarrow \overline{Q}$
- Hence  $Q(\tau) \rightarrow Q$  and  $\overline{Q}(\tau) \rightarrow \overline{Q}$



$$\begin{aligned}
 & Q + Q \overline{Q(\tau)} \\
 &= Q (1 + \overline{Q(\tau)}) \\
 &= Q
 \end{aligned}$$






# JK Flipflop

- Overall, we can state that the operation of the JK flipflop is the same as that of the SR flipflop except for  $J = K = 1$ .
- In the case of the SR flipflop this resulted in an indeterminate state.
- In the case of the JK flipflop, this condition acts as a toggle flipflop. In other words, it complements the output.

# JK Flipflop

- Hence, we can derive the following **state table** for the **synchronous JK flipflop**:

J	K	Q	Q( $\tau$ )
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



# JK Flipflop

- The **concise form of the state table** is thus:

J	K	Q	Q( $\tau$ )
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



J	K	Q( $\tau$ )
0	0	Q
0	1	0
1	0	1
1	1	$\overline{Q}$

# JK Flipflop

- By carefully analysing the state table, we can derive the following **requirements table** for the JK flipflop, where X represents don't care terms:

J	K	Q	Q( $\tau$ )
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




Operation	J	K
Stay at 0	0	X
Stay at 1	X	0
Go to 0	X	1
Go to 1	1	X

# JK Flipflop

- The **next state equation** for the JK flipflop can be derived as follows:

J	K	Q	Q( $\tau$ )
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




$$Q(\tau) = J\bar{Q} + \bar{K}Q$$



# T (Toggle) Flipflop


- The toggle flipflop is a modified version of the JK flipflop, where both inputs are simply tied together as follows:



# T (Toggle) Flipflop

- Note that by connecting J and K to T, we are restricting the J and K inputs to be either both 0 or 1. The condition  $J \neq K$  can never occur.
- Hence the following **state table**:

T	J	K	Q	Q( $\tau$ )
0	0	0	0	0
0	0	0	1	1
1	1	1	0	1
1	1	1	1	0



T	Q( $\tau$ )
0	Q
1	$\overline{Q}$

# T (Toggle) Flipflop

- In brief, the T flipflop complements the output when  $T = 1$ , otherwise the output remains the same when  $T = 0$ .

## Types of Flip flops. by Shozen N H.

I was for it a year ago, but now I'm against it.



A Flip Flop

Yesterday I was for it, Today Omama adopted it; so now I'm against it!



A Whip Flop:  
a policy change so fast it gives voters whiplash.

I'm for it, against it, for it against it, afainst it for it. Understand me?



A Mitt-flop:  
A policy change 10 times faster than a Whip Flop

www.funnytimes.com

# T (Toggle) Flipflop

- The requirements table for the T flipflop is:

Operation	T
Stay at 0	0
Stay at 1	0
Go to 0	1
Go to 1	1

# Flipflops v Latches

- Latches are very similar devices to flipflops – they are constructed in the same fashion and have the same basic operating principles. However there are two notable differences.
- Firstly, and a relatively minor different, latches tend to use an Enable (or Control) input instead of the Clock input associated with the flipflops.
- Both work using the same principle, whereby the output of the device can only change depending on the Enable input or the Clock input being set HIGH (typically).
- However, the Clock tends to be a regular periodic signal, while the Enable key does not have to be.




# Flipflops v Latches

- The second and fundamental difference relates to when the actual output is allowed to change.
- In the case of the **latch** the **output can change at any instant in time while the Enable input is set HIGH**.
- In **flipflops**, the **output can only change when the Clock is in **transition** between two states**, either LOW to HIGH or HIGH to LOW.
- This difference has a significant impact on the timing of both devices.


# Flipflops v Latches

- By way of example, consider the timing associated with a D flipflop, using a positive-edge clock transition (i.e. from 0 to 1), and a D latch:




# Flipflops v Latches

- By way of example, consider the timing associated with a D flipflop, using a positive-edge clock transition (i.e. from 0 to 1), and a D latch:



# Flipflops v Latches

- By way of example, consider the timing associated with a D flipflop, using a positive-edge clock transition (i.e. from 0 to 1), and a D latch:



**CHANGES PERMITTED**

# Flipflops v Latches

- The symbol for an edge-triggered flipflop (for example the D flipflop) looks like:



# Flipflops v Latches

- The symbol for an edge-triggered flipflop (for example the D flipflop) looks like:

