

Noted by Hanlin CAI

No. 2023/01/07

Date

EE302F8 2021 Paper.

Q1. (a)

(18)

(i) I/O device =  $0x8000 - 0x81FF$

(ii) range =  $(0x1FFF)_{16} = (511)_{10}$

→ 512

I/O range =  $511 + 1 = 512$

(ii) 8 Bit CPU:  $(8 \times 1024 - 1 = 01FF)$

ROM	$0x0 - 0x3FF$	(1024B)	1K	
{ EEPROM	$0x1000 - 0x17FF$	(2KB)		} 4K $\frac{3}{4}$
{ EEPROM*	$0x1800 - 0x1FFF$	(2KB)		
{ RAM ①	$0x4000 - 0x47FF$	(2KB)		} 8K $\frac{2}{8}$
{ RAM ②*	$0x4800 - 0x5FFF$	(6KB)		
{ I/O	$0x8000 - 0x81FF$	( $\frac{1}{2}$ KB)	0.5K	
{ UART	$0x8000 - 0x8003$			

没有即 unused  
有,但没有用 unused-RAM

ROM
unused
EEPROM ①
u-EEPROM ②
unused
RAM
unused-RAM
I/O

← UART 在最上面.

10

Active-low chip

(iii) boot loader ROM

EEPROM

UART

0x0 → 

0	0000	0000	0000
0	0011	1111	1111

0x3FF → 

0	0011	1111	1111
---	------	------	------

0x1000 → 

1	0000	0000	0000
1	0111	1111	1111

0x17FF → 

1	0111	1111	1111
---	------	------	------

0x8000 → 

1	0000	0000	0000
1	0000	0000	0011

0x8003 → 

1	0000	0000	0011
---	------	------	------

(If Active low chip):

$$\begin{cases} \neg \text{ROM\_CS} = \neg (\neg A_{15} \neg A_{14} \neg A_{13} \neg A_{12} \neg A_{11} \neg A_{10}) \\ \neg \text{EEPROM\_CS} = \neg (\neg A_{15} \neg A_{14} \neg A_{13} A_{12} \neg A_{11}) \\ \neg \text{UART\_CS} = \neg (A_{15} \neg A_{14} \neg A_{13} \neg A_{12} \neg A_{11} \neg A_{10} \neg A_9 \neg A_8 \neg A_7 \neg A_6 \neg A_5 \neg A_4 \neg A_3 \neg A_2) \end{cases}$$

注: 题目中要

高位, Active High  
因此这里不用取反

(原书自行设低)

3.3V  $\rightarrow$  4.7 k $\Omega$ m.
$$\begin{cases} V_{CC} \text{ 接 } \rightarrow \text{Pulled-up} \\ GND \text{ 接 } \rightarrow \text{Pulled-down} \end{cases}$$

(15)

Q1. (b)  $Rc3 \rightarrow \text{high} \rightarrow 1$  (no key)(i)  $Rc0 \rightarrow 0$      $Rc1 \rightarrow 0$      $Rc2 \rightarrow 0$ (按钮 press  $\rightarrow$  通电)(ii)  $Rc3 \rightarrow \text{high} \rightarrow 1$ .    key  $\rightarrow$  $Rc0 \rightarrow 0$      $Rc1 \rightarrow 0$      $Rc2 \rightarrow 1$ 

(iii) Resistor  $R1$   $R2$   $R3$  provide the default state to scan lines. So if the resistor are pulled to GND, they will have default state of 0V, while if resistors are pulled high, they will have state of supply. (i.e. 3.3V or 5V).

The resistor values should be suitable, the pull-up should not create loading effect along with the parasitic capacitance of traces, and, also should not act as weak pull-up.



$\begin{cases} \text{even 偶} \rightarrow \text{bit} = 0 \\ \text{odd 奇} \rightarrow \text{bit} = 1 \end{cases}$

No.

Date

Q2. 9600, 8, E, 2.

(10)

(a) 9600 symbol/sec 8 data bit/per word even parity 2 stop bit.

init()

// configure a pin of I/O part for output and call it pin Tx.  
set Tx = MARK // initially at the idle or stop level.

transmitChar (val) // start bit, 8 data bits, Even parity, 2 stop bit.

set Tx = SPACE, evenBit = 0

delay (SYMBOL - PERIOD)

(set not)

for i = 0 to 7

if bit i of val is 1, set Tx = MARK, evenBit = !evenBit

else, set Tx = SPACE

delay (SYMBOL - PERIOD - LOOP - PERIOD)

Tx = evenBit

Tx = MARK // stop bit x 2.

delay (SYMBOL - PERIOD) \* 2

同.

→ Asyn & Syn

(8)

(c) ① In Syn, a common clock is shared by the transmitter and receiver, while in Asyn, each character contains its own start/stop bits.

② In Syn, data is sent in frames/blocks. In Asyn, is bytes/characters.

③ In Syn, there is no gap between the data. But in Asyn there is a gap due to the start/stop bit feature.

→ SPI & I2C.

① SPI is full duplex, I2C is half duplex

② SPI is multi master/slave, I2C is single master.

③ SPI is 3 (+) wire protocol, I2C is 2 wire.

④ SPI is faster than I2C.

⑤ I2C has extra overhead start and stop bit, while SPI does not.

Q2. (b)

(15)


(i) 9600 8 0 2.

{ baudRate = 9600 symbol/sec

{ numDataBitsPerWord = 8 data bits/word

{ 0 → parity = odd parity bit

{ numStopBits = 2 stop bit / per asynchronous word

(ii) { 0x41 = 0100 0001  
0x08 = 0000 1000

Asynchronous word =

(iii) 1 start bit + 8 word bit + 1 parity bit + 2 stop bit = 12 bit

$$12 \times \frac{1}{9600} = 0.00125 \text{ s}$$

2 word need 0.0025 s

$$N = \frac{1}{t} = 400 \text{ sample/second}$$




Q3 (a)  $V_{out} = V_{DD} \left( \frac{R_1}{R_1 + R_{FSR}} \right)$  8bit ADC (15)

(ii) sol.

bit per sample give us the resolution or step size of ADC  
Voltage reference value determine the voltage range which is  
divided into  $2^8$  step.

$2^8$ .

(ii) We choose 0-3V




(iii) min voltage step size =  $\frac{3}{2^8} = 0.0117 \text{ V}$  (ADC signal resolution)

(iv)  $5 \times \frac{10K}{(10+20)K} = 1.66 \text{ V} \rightarrow N = \frac{1.66}{0.0117} = 142$  (ADC value)

(v)  $N = 208$  (Let the resistance be  $X$ .)


$$208 \times 0.0117 = 5 \times \frac{10}{10+X}$$

$$X = 10.5457 \rightarrow R = 10.55 \text{ k}\Omega$$




Q<sub>3</sub> (b) 2 → 4 (25)

(18)



oscillation due to noise.

Through Hysteresis, we can prevent excessive switching when exposed to noisy signals.



$$\begin{cases} \frac{R_3}{R_1} = \frac{V_{low}}{V_{high} - V_{low}} \\ \frac{R_2}{R_1} = \frac{V_{low}}{V_{DD} - V_{high}} \end{cases}$$

To prevent oscillation near reference level, basic solution to implement 2 thresholds = low & high.


→ 如果是5V, 换个数据代入计算即可 (过程不变!)

(iii)  $V_{DD} = 3.3$   $V_{SS} = 0V$  threshold Voltage → 1.1V

Noise  $\leq \pm 0.2V$  →  $\begin{cases} V_{low} = 1.1 - 0.2 = 0.9V \\ V_{high} = 1.1 + 0.2 = 1.3V \end{cases}$

Ref circuit should not exceed 1mA.

Hence, we choose  $R_1 + R_2 \leq \frac{3.3V}{1mA} = 3300 \Omega$



$\therefore R_1 = (2R_2) = 2200 \Omega$  ( $R_2 = 1100 \Omega$ )

$$\begin{cases} \frac{R_2}{R_1} = \frac{0.9}{3.3 - 1.3} = \frac{9}{20} \rightarrow R_2 = \frac{9}{20} R_1 = 990 \Omega \quad \checkmark \\ \frac{R_3}{R_1} = \frac{0.9}{0.4} = \frac{9}{4} \rightarrow R_3 = \frac{9}{4} R_1 = 4950 \Omega \end{cases}$$

Therefore  $R_1 = 2200 \Omega$   $R_2 = 990 \Omega$   $R_3 = 4950 \Omega$



(15)

$$Q4. (a) V_{out} = \text{scale} \times \overset{1-4}{V_{DD}/24}$$

$$V_{DD} = 3.3 \text{ V}$$

$$V_{CON} \rightarrow 0xEB$$

sol.

$$(i) 0xEB \rightarrow 1110 \quad 1011$$

$$\text{bitmask} \rightarrow 0001 \quad 1110 \rightarrow 0x1E$$

$$(ii) \text{oldScale} = (V_{CON} \& \text{bitmask}) \gg 1$$

$$0b \ 1110 \ 1011$$

$$0001 \ 1110$$

$$0000 \ 1010 \gg 1 \rightarrow 0b(0000 \ 0101) = 0x05$$

$$(iii) 1.375 \text{ V} = \text{scale} \times \frac{3.3}{24} \rightarrow \text{Scale} = 10$$

$$\text{NewScale} = (10)_{10} = 0xA = 0b(0000 \ 1010)$$

$$V_{CON} = (V_{CON} \& \sim \text{mask}) | (\text{newScale} \ll 1)$$

$$0b \ 1110 \ 1011$$

$$\sim(0001 \ 1110) = 1110 \ 0001 \quad \textcircled{2}$$

$$(1110 \ 0001)$$

$$0b \ 0000 \ 1010 \ll 1 = (0001 \ 0100) \quad \textcircled{1}$$

$$\downarrow$$

$$0b(1111 \ 0101) = 0xF5$$

$$V_{CON} \text{ final} = 0b(1111 \ 0101)$$


(iv) Software debounce.

① Count based Measure switch value repeatedly, value must be same for N polls to be considered debounce (stable).

② Digital filter based

Digital simulation of low pass filter

(with schmitt trigger).



Q4(b) max timeout duration

(18)

$$(i) f_{osc} = 10 \text{ MHz}$$

$$f_{src} = \frac{f_{osc}}{4} = \frac{10}{4} \text{ MHz} \rightarrow T_{src} = \frac{1}{f} = 0.4 (\mu\text{s})$$

$$(1) \text{ Largest timeout} = 0.4 \times 8 \times 2^{16} \mu\text{s} = 209715.5 \mu\text{s}$$

timeout duration

$$(2) \text{ 分辨率 Resolution} = 0.4 \times 8 = 3.2 \mu\text{s}$$

timer resolution.

$$(ii) \begin{cases} f_A = 10 \text{ MHz} \\ t_A = 100 \text{ ms} \end{cases} \begin{cases} f_B = 8 \text{ MHz} \\ t_B = 125 \text{ ms} \end{cases}$$

greatest common divisor (gcd) = 25 ms = tick time

$$\begin{cases} t_A = 4 \text{ tick} \\ t_B = 5 \text{ tick} \end{cases}$$

$$(iii) \text{ tick period} = 25 \text{ ms} \quad \frac{2.5 \times 10^4}{0.4 \times 2^{16}} = 0.9537 < 1$$

$$\text{不需要预分频} \rightarrow \frac{2.5 \times 10^4}{0.4} = 62500$$

$$2^{16} - 62500 = 3036$$

(iv)

taskA() =

static count = TASK\_TICKS // 4 ticks

decrement count

if count is 0:

set count = TASK\_TICKS

mainBody of TASKA().

Best Wishes for you!