


EN302 sl exam - 2016-2017

Q1 (a) (i) 10 addresses go from 3C00 - 3DFF

$$\Rightarrow \text{num addresses} = 3DFF + 1 = 3E00$$

$$\frac{-3C00}{0x200} = 512 \text{ decim}$$

(ii)



placed I/O device on integer multiple of size for how basic addr dec method to be used.

Q1 (a) (iii) Addr decoding

Boot ROM

3E00 -	11 1110 0000 0000
3FFF -	11 1111 1111 1111
	11 111X ← X

Assume
active low
chip selects!

$$\overline{\text{BootROM_CS}} = (\overline{A_{13}} \overline{A_{12}} \overline{A_{11}} \overline{A_{10}} \overline{A_9})$$

EEPROM

3000 -	11 0000 0000 0000
37FF -	11 0111 1111 1111
	11 0X ← X

$$\overline{\text{EEPROM_CS}} = (\overline{A_{13}} \overline{A_{12}} \overline{A_{11}})$$

Installed RAM

0000 -	00 0000 0000 0000
0FFF -	00 1111 1111 1111
	00 X ← X


$$\overline{\text{RAM_CS}} = (\overline{A_{13}} \cdot \overline{A_{12}})$$

Inertial sensor

3C00 -	11 1100 0000 0000
3C07 -	11 1100 0000 0111
	11 1100 0000 0XXX

$$\overline{\text{Inertial_CS}} = (\overline{A_{13}} \overline{A_{12}} \overline{A_{11}} \overline{A_{10}} \overline{A_9} \overline{A_8} \overline{A_7} \overline{A_6} \overline{A_5} \overline{A_4} \overline{A_3})$$


Q1 (b) i) 115200, 8, N, 1



(ii) each sync word will be

start bit + 8 bit data (lsb first) + 1 stop bit
(there's no parity in this system)

$\begin{cases} 0x41 & 0100 \ 0001 \\ 0x54 & 0101 \ 0100 \end{cases}$



(iii) sync rate = bit rate = 115200

$$\Rightarrow T_{\text{sync}} = T_{\text{bit}} = \frac{1}{115200}$$

$$\Rightarrow T_{\text{word}} = \frac{10}{115200}$$

$$T_{\text{msg}} = \frac{19 \times 10}{115200}$$

$10 \times (10 \text{ bits} \times 19)$

$$10 \text{ msg/sec} = \text{total time sending msg in one sec} = \frac{10 \times 19 \times 10}{115200}$$

$$= 16.49 \text{ ms}$$

\Rightarrow time is $\sim 1.65 \text{ s}$

16.49 ms

Q2 (a) (i) see notes

(ii) " "

(iii) " "

(iv) see notes

(b)

$$T1\text{ con} = 0x2D = \underline{0010} \ 1101$$

$$(i) \text{ bkrash} = \underline{0011} \ 0000 = 0x30$$

$$(ii) \text{ prescd} = 0x03 = 0000 \ 0011$$

$$\text{tmp1} = T1\text{con} \& \sim \text{bkrash};$$
$$\begin{array}{r} 0010 \ 1101 \\ 1100 \ 1111 \\ \hline 0000 \ 1101 \end{array}$$

$$\text{tmp2} = \text{prescd} \ll 4;$$
$$0011 \ 0000$$

$$T1\text{con} = \text{tmp1} \mid \text{tmp2};$$
$$\begin{array}{r} 0000 \ 1101 \\ 0011 \ 0000 \\ \hline 0011 \ 1101 = 0x3D \end{array}$$


Q2 (a)

(i) bits/sample gives us the resolution/step size of ADC
Voltage reference values determine the voltage range that is divided into 2^N steps.

(ii) Range 0-3V

Suggest = resistor divider

$$V_{DD} = 5$$



$$(iii) \text{ resolution} = \frac{V_{ref+} - V_{ref-}}{2^N} = \frac{3 - 0}{2^8} = \frac{3}{256} \approx 11.7 \text{ mV}$$

$$(iv) R_{FSR} = 20000 \Omega \quad V_{ref} = 5 \left(\frac{10k}{10k + 20k} \right) = 1.66 \text{ V}$$

$$\left\lfloor \frac{1.66 - V_{ref-}}{LSb} \right\rfloor = \left\lfloor \frac{1.66V - 0}{11.7 \text{ mV}} \right\rfloor = 142 \text{ (rounded for 142...)}$$

$$(v) \text{ ADC} = 208$$

$$\begin{aligned} \Rightarrow V_{in} &= (208 \cdot LSb) + V_{ref-} \\ &= 208 \times 11.7 \text{ mV} + 0 \text{ V} \\ &= 2.4375 \text{ V} \end{aligned}$$

$$2.4375 = 5 \left(\frac{10k}{10k + R_{FSR}} \right)$$

$$\Rightarrow R_{FSR} = 10k \left(\frac{5}{2.4375} - 1 \right) = 10.51 \text{ k}\Omega$$

double check

Q3 (a)

updateLed()

constant NEXT_FLASH_TICKS = 35

constant FLASH_DURATION_TICKS = 5

static ~~counter~~ nextFlashCounter = 1

static ledOnCounter = 0

~~if~~ decrement nextFlashCounter

if (nextFlashCounter == 0)

set LED = HIGH // switch on LED

set ledOnCounter = FLASH_DURATION_TICKS

set nextFlashCounter = NEXT_FLASH_TICKS

else if (ledOnCounter > 0)


decrement ledOnCounter

if (ledOnCounter == 0)

set LED = LOW // switch off LED

Q3 (b) see notes


Q3 (c) in see notes



(iii) Protocol elements.

ST cond — master
 + I2C addr (0x63)
 + W
 + ACK (0x03)
 + LCD register + ACK — slave
 + 'H' + ACK
 + 'I' + ACK
 + Stop cond

(iv) data sent MSB first



Q4 (a) in see notes

(ii) see notes

(iii) see notes

(b) in see notes

(ii) $F_{osc} = 20 \text{ MHz}$

$$f_{src} = \frac{F_{osc}}{n} = 5 \text{ MHz}$$

$$\Rightarrow T_{src} = \frac{1}{f_{src}} = \frac{1}{5 \text{ MHz}} = 0.2 \mu\text{s}$$

prescale

$$1x: 0.2 \mu\text{s} \times 1 \times 65536 \times 1 \\ = 13.1072 \text{ ms is max timeout}$$

$$\text{resolution} = 0.2 \mu\text{s} \times 1 = 0.2 \mu\text{s}$$

$$8x: 0.2 \mu\text{s} \times 8 \times 65536 \times 1 = 104.8576 \text{ ms}$$

$$\text{resolution} = 0.2 \times 8 = 1.6 \mu\text{s}$$

(iii) $30 \text{ kHz rate} \Rightarrow \text{duration} = \frac{1}{30} \text{ s} = 33.33 \text{ ms}$

Allow $1.5 \mu\text{s}$ for resetting timer etc

$$\Rightarrow \text{desired timeout} = 33333.3 \mu\text{s} - 1.5 \mu\text{s} \\ = 33331.833 \mu\text{s}$$

$$\text{desired scale} = \frac{33331.8}{0.2 \times 65536} = 2.54$$

Nearest prescale value is $4x$

$$T_{src} \times \text{prescale} \times N \times \text{postscale}$$

$$N_{max} = 2^{16} = 65536$$

Q 4 (b) (iii) (contd.)

$$N_{incr} = \text{round} \left(\frac{33331.8}{0.2 \times 4 \times 1} \right) = 41665$$

$$\begin{aligned} \text{Timer register value} &= 2^3 - N_{incr} = 23871 \\ &= 65536 - 41665 \end{aligned}$$

(iv) Actual time will be

$$0.2 \times 4 \times 41665 \times 1 = 33332 \mu s$$

Add in 1.5 μs extra work in calc freq

$$f_{\text{actual}} = \frac{1}{33332 \mu s + 1.5 \mu s} = 29.99985 \text{ Hz}$$

$$\begin{aligned} \% \text{ error} &= \left(1 - \frac{f_{\text{actual}}}{f_{\text{desired}}} \right) \times 100 = \left(1 - \frac{29.99985}{30} \right) \times 100 \\ &= 0.0005 \% \end{aligned}$$

Limited by the resolution of the timer with this prescaler factor (0.8 μs)

