


EE103 Digital Systems 1

Wong Chin Hong

106

Maynooth International Engineering College
Fuzhou University





So far ... !

- We've used Karnaugh Maps to minimise logic ...
- We've implemented circuits using NAND only or NOR only gates ...
- We've analysed and designed a counter ...




**TODAY, we are going to
look at Multi-output
Minimisation and ALSO
the 7-segment display**



Multi-output Minimisation


- Until now, we have considered minimisation **on an individual level**.
- In other words, we have minimised logic for a single output for a given set of inputs.
- However, many digital circuits have multiple outputs associated with the same set of inputs.
- For example, consider the JK counter in the previous set of notes. This had 4 flipflops, with two inputs each. Thus, we had 8 outputs in total (and 8 Karnaugh Maps) associated with the same set of inputs.



Multi-output Minimisation

- Such circuits **require the implementation of several functions for the same set of input variables.**
- As such, it is useful to solve these functions from a collective viewpoint, i.e. we look to minimise the logic across all outputs simultaneously (and not treat each output individually).~~X~~
- By way of a simple illustration, consider the following two Karnaugh Maps for arbitrary functions X and Y:

Multi-output Minimisation



Minimising Individually ...

Multi-output Minimisation

- Minimising each function individually gives:

$$X = \bar{A}C + A\bar{C}D$$

Handwritten notes: Red checkmarks above \bar{A} and A . A red circle around the $+$ operator. Red arrows pointing from the $+$ operator to the text "4 AND" and "2 OR".

and


$$Y = \bar{C}D + \bar{A}D$$

Handwritten notes: Red checkmarks above \bar{C} and A . A red circle around the $+$ operator. Red arrows pointing from the $+$ operator to the text "4 AND" and "2 OR".


- This requires a **total of 6 gates** (4 x AND and 2 x OR).
- However, if we consider both maps collectively, we obtain the following minimal solution:

Multi-output Minimisation

X



Y



Handwritten notes:

$$X = A\overline{D}C + \overline{A}C$$

$$Y = A\overline{D}C + \overline{A}D$$

5 logic gates

Handwritten notes:

$$Y = A\overline{D}C + \overline{A}D$$

Minimising Collectively ...

Multi-output Minimisation

- Minimising each function individually gives:

$$X = \bar{A}C + A\bar{C}D$$

and

$$Y = A\bar{C}D + \bar{A}D$$

- This requires a **total of 5 gates** (3 x AND and 2 x OR).
- Hence, although we do not have a minimal individual solution for function Y, we have nevertheless an overall multi-output solution that is minimal in terms of gates required.

Multi-output Minimisation

- This is because ***we are reusing available gates from other functions.*** For example, we use the AND gate $A\bar{C}D$ for function Y as this is already required by function X.
- This technique is referred to as **multi-output (or multiple-output) minimisation.**

Multi-output Minimisation


- *Ex. 8.1 Using **multi-output minimisation**, design a circuit with 4 inputs and 3 outputs which implements the functions:*

$$f_{1(A,B,C,D)} = \sum(2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

$$f_{2(A,B,C,D)} = \sum(2, 3, 5, 6, 7, 10, 11, 14, 15)$$

$$f_{3(A,B,C,D)} = \sum(6, 7, 8, 9, 13, 14, 15)$$

Multi-output Minimisation



Multi-output Minimisation

- Assuming that complemented inputs are available, this **gives an 8 gate solution** (3 x OR and **5 x AND**) as follows:

$$\checkmark f_1 = \bar{A}BD + ABD + A\bar{B}\bar{C} + \bar{B}C$$

$$\checkmark f_2 = C + \bar{A}BD$$

$$\checkmark f_3 = BC + A\bar{B}\bar{C} + ABD$$


5 AND gates.
3 OR gates

- Note – individually, these are not minimal solutions. However, **had we minimised each function individually**, we would require an overall **total of 10 gates**. Verify this yourself.

minimised if individually.

Multi-output Minimisation

- Finally, the overall circuit implementation is as follows:



Multi-output Minimisation

- *Ex. 8.2 Using **multi-output minimisation**, obtain a minimal implementation of the following four functions:*





$$W_{(A,B,C)} = \sum(0, 2, 5, 7)$$

$$X_{(A,B,C)} = \sum(0, 3, 4, 5)$$

$$Y_{(A,B,C)} = \sum(2, 3, 4, 5)$$

$$Z_{(A,B,C)} = \sum(2, 5, 7)$$

Multi-output Minimisation



Multi-output Minimisation

- Assuming that complemented inputs are available, this **gives a 9 gate solution** (4 x OR and 5 x AND) as follows:

$$✓ W = \overset{①}{\overline{A}\overline{B}\overline{C}} + \overset{②}{\overline{A}\overline{B}C} + \overset{④}{(AC)}$$

$$✓ X = \overline{A}\overline{B}\overline{C} + \overline{A}BC + [\overline{A}B]^5$$

$$✓ Y = \overline{A}\overline{B}\overline{C} + \overline{A}BC + [\overline{A}B]$$

$$✓ Z = \overline{A}\overline{B}\overline{C} + (AC)$$

5 AND
4 OR



The 7-segment display

- A widely used and commonly seen multi-output unit is the 7-segment display.
- These displays are used in conjunction with logic circuits that can decode a BCD (binary coded decimal) number to activate the appropriate digits on the display.
- The 7-segment displays can be found in a wide range of digital devices including watches, alarm clocks, microwave ovens, petrol pumps, etc.



The 7-segment display

- In this section of the notes, we will look at designing such a decoder circuit, but first we will examine the actual 7-segment display in a little more detail.
- The diagram to the right shows the seven segments (hence the name!) that make up the display.
- The segments are labelled a, b, c, d, e, f and g as shown.




a=1
b=1
c=1

a=1
c=1
g=0
d=0
e=0
f=0

7
↓
7


The 7-segment display

- Each of these segments constitutes a single LED which can be turned on or left off as required.
- Thus, for example, if we wish to display the digit '2' on the display, we would need to turn ON segments a, b, d, e and g, i.e.:



The 7-segment display


- There are two different ways in which the 7-segment display can be configured and hence, there are two different ways in which the segments can be turned on.



The 7-segment display

Common Cathode Mode ...


- In common **cathode (negative)** mode, each segment is **connected to ground** (i.e. all segments have a common ground connection).
- Thus, in order to turn the segment on, we need to **add a logic '1' (i.e. 5V) to its input**.



The 7-segment display

Common Anode Mode ...

- In common **anode (positive)** mode, each segment is **connected to power** (i.e. all segments have a common 5V connection), as shown below.
- Thus, in order to turn the segment on, we need to **add a logic '0' (i.e. ground) to its input**.




BCD to 7-segment Decoder

- A BCD to 7-segment decoder is a combinational circuit that accepts a decimal digit in BCD and generates the appropriate outputs for selection of segments in the 7-segment display indicator.
- Recall that the ^{ABCD}8421 BCD represents each decimal digit from 0 to 9 using a 4-bit binary code.
- The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segments in the 7-segment display, as shown previously.

BCD to 7-segment Decoder

- The overall setup for the circuit is as follows:




This (combinational logic) part is what we need to design...

BCD to 7-segment Decoder

- **Ex. 8.3 Design a BCD to 7-segment decoder for use with a 8421 BCD counter. Invalid states of the counter are to result in a blank display. Implement using NAND gates. Note that the display is connected in common cathode mode.** → 0
- A single 7-segment display can only display digits 0 to 9. → 4 input
- An 8421 BCD counter can count from 0 to 15. 2 7-segment displays
- Hence, the counter outputs 10 to 15 are invalid states.
- The 7-segment display is connected in cathode mode and therefore we need to apply a logic '1' in order to switch a segment ON.


BCD to 7-segment Decoder

- The 10 digits to display are as follows:





Handwritten truth table for BCD to 7-segment decoder. The table is organized with columns for input (A, B, C, D) and output segments (a, b, c, d, e, f, g). The rows represent the 10 decimal digits (0-9). Red circles highlight the top segment (a) and bottom segment (d) for all digits. A dashed blue line separates the top and bottom segments. A red arrow points to the input A, and a blue arrow points to the output d.

Count	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	1	0	1	1	1	1	1	1
2	0	0	1	0	1	1	1	1	1	1	1
3	0	0	1	1	1	1	1	1	1	1	1
4	0	1	0	0	1	1	1	1	1	1	1
5	0	1	0	1	1	1	1	1	1	1	1
6	0	1	1	0	1	1	1	1	1	1	1
7	0	1	1	1	1	1	1	1	1	1	1
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	1	1	1



BCD to 7-segment Decoder

- The 10 digits to display are as follows:



- From this, we can determine a table that shows which of the seven segments need to be switched on and when they need to be switched on.

BCD to 7-segment Decoder

- Hence the following table:

Count	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0							0
1	0	0	0	1	0			0	0	0	0
2	0	0	1	0			0			0	
3	0	0	1	1					0	0	
4	0	1	0	0	0			0	0		
5	0	1	0	1		0			0		
6	0	1	1	0		0					
7	0	1	1	1				0	0	0	0
8	1	0	0	0							
9	1	0	0	1					0		

BCD to 7-segment Decoder

- The next step is to derive a Karnaugh Map for each segment and to carry out multi-output minimisation in order to achieve an overall minimal solution.
- Unused or invalid states are required to be blank in this case and so need to be inserted as a logic '0' in the Karnaugh Maps.




Figure 1 shows four 4x4 grids labeled a, b, c, and d, each with dimensions A (width) and B (height) indicated by red arrows. The grids contain various colored blocks and zeros, representing different input data distributions:

- Grid a:** Contains orange blocks at (1,1), (1,4), and (4,4); a red block at (2,2); grey blocks at (3,1), (3,2), and (4,1), (4,2); and blue blocks at (4,1), (4,2). Zeros are at (1,2), (1,3), (2,1), (2,3), (2,4), (3,3), (3,4), (4,3), and (4,4).
- Grid b:** Contains green blocks at (1,1), (1,2), (1,4), (2,1), (2,2), (2,4), (3,1), (3,2), and (4,1), (4,2); a red block at (2,2); grey blocks at (3,1), (3,2), and (4,1), (4,2); and yellow blocks at (4,1), (4,2). Zeros are at (1,3), (1,4), (2,3), (2,4), (3,3), (3,4), (4,3), and (4,4).
- Grid c:** Contains green blocks at (1,1), (1,2), (1,4), (2,1), (2,2), (2,4), (3,1), (3,2), and (4,1), (4,2); a red block at (2,2); grey blocks at (3,1), (3,2), and (4,1), (4,2); and purple blocks at (1,3), (2,3), and (4,3), (4,4). Zeros are at (1,3), (1,4), (2,3), (2,4), (3,3), (3,4), (4,3), and (4,4).
- Grid d:** Contains orange blocks at (1,1), (1,4), and (4,4); a red block at (2,2); grey blocks at (3,1), (3,2), and (4,1), (4,2); and blue blocks at (4,1), (4,2). Zeros are at (1,2), (1,3), (2,1), (2,3), (2,4), (3,3), (3,4), (4,3), and (4,4).

BCD to 7-segment Decoder

- This gives, in NAND-only implementation: \rightarrow De Morgan.

$$\mathbf{a} = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C}D + \overline{A}CD + \overline{A}C\overline{D} + \overline{B}C\overline{D} = \overline{(\overline{A}\overline{B}\overline{C})} \cdot \overline{(\overline{A}B\overline{C}D)} \cdot \overline{(\overline{A}CD)} \cdot \overline{(\overline{A}C\overline{D})} \cdot \overline{(\overline{B}C\overline{D})}$$

$$\mathbf{b} = \overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}C\overline{D} + \overline{A}CD = \overline{(\overline{B}\overline{C})} \cdot \overline{(\overline{A}\overline{B}C)} \cdot \overline{(\overline{A}C\overline{D})} \cdot \overline{(\overline{A}CD)}$$

$$\mathbf{c} = \overline{B}\overline{C} + \overline{A}B\overline{D} + \overline{A}B\overline{C}D + \overline{A}CD = \overline{(\overline{B}\overline{C})} \cdot \overline{(\overline{A}B\overline{D})} \cdot \overline{(\overline{A}B\overline{C}D)} \cdot \overline{(\overline{A}CD)}$$

$$\mathbf{d} = \overline{A}\overline{B}\overline{C} + \overline{A}C\overline{D} + \overline{B}C\overline{D} + \overline{A}\overline{B}C + \overline{A}B\overline{C}D = \overline{(\overline{A}\overline{B}\overline{C})} \cdot \overline{(\overline{A}C\overline{D})} \cdot \overline{(\overline{B}C\overline{D})} \cdot \overline{(\overline{A}\overline{B}C)} \cdot \overline{(\overline{A}B\overline{C}D)}$$

$$\mathbf{e} = \overline{A}C\overline{D} + \overline{B}C\overline{D} = \overline{(\overline{A}C\overline{D})} \cdot \overline{(\overline{B}C\overline{D})}$$


$$\mathbf{f} = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{D} + \overline{B}C\overline{D} + \overline{A}B\overline{C}D = \overline{(\overline{A}\overline{B}\overline{C})} \cdot \overline{(\overline{A}B\overline{D})} \cdot \overline{(\overline{B}C\overline{D})} \cdot \overline{(\overline{A}B\overline{C}D)}$$

$$\mathbf{g} = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{D} + \overline{A}\overline{B}C + \overline{A}B\overline{C}D = \overline{(\overline{A}\overline{B}\overline{C})} \cdot \overline{(\overline{A}B\overline{D})} \cdot \overline{(\overline{A}\overline{B}C)} \cdot \overline{(\overline{A}B\overline{C}D)}$$

BCD to 7-segment Decoder

- This yields a 16 NAND gate solution.
- Had we minimised individually, we would have obtained a 22 NAND gate solution which would require an additional two NAND ICs.
- Thus, the final decoder circuit looks like:


BCD to 7-segment Decoder



BCD to 7-segment Decoder

- Note – we could have made the minimisation a little easier, if given the choice, by using don't care terms for the unused states instead.
- Finally, the standard 8421 BCD to 7-segment decoder (or driver) comes in chip format – namely the 5V CMOS 4511 IC.

Class Test 2 →



23-Dec 2021
Tpm - 8:40pm.
CSPD
EE 2125