
Tutorial Sheet 7 - *Multi-output Minimisation*

- 1. A seven segment display can represent the letters of the alphabet from A to H as shown in figure 1 below. Each letter is defined by a three digit binary code ABC from 000 to 111.
 - (a) Draw out a truth table for the logic needed to drive the display segments.
 - (b) Using Karnaugh Maps find the simplest Boolean expressions for each segment driver.
 - (c) Show how the drivers can be realised using *only 2-input NAND gates*.

The seven segment display is connected in common cathode mode.



A seven segment display similar to that described in question 1 is to be used to display the letters A to E. Combinations 101, 110 and 111 cannot occur and are to be treated don't care conditions. Determine the minimal realisation of the display driver logic *using only 2-input NAND gates*. What would the display show if the don't care terms were applied as inputs?

0 = 4 + 8 + 6 0 = 4 + 8 +

3. A logic system is characterised by the following functions:

$$\begin{split} f_{1(A,B,C,D)} &= \sum (1,\,3,\,5,\,7,\,11,\,14) + d(6,\,8,\,10) \\ f_{2(A,B,C,D)} &= \sum (0,\,2,\,6,\,8,\,9,\,12,\,14,\,15) + d(4,\,11,\,13) \\ f_{3(A,B,C,D)} &= \sum (1,\,3,\,5,\,9,\,10,\,11) + d(2,\,7,\,8) \end{split}$$

Using multi-output minimisaton, obtain a minimal SOP implementation for this system.

