### **EE103 Digital Systems 1**

### **Wong Chin Hong**

106

Maynooth International Engineering College Fuzhou University

### So far ...!


- We've used Karnaugh Maps to minimise logic ...
- We've implemented circuits using NAND only or NOR only gates ...
- We've looked in detail at the SR, D, JK and T flipflops ...
- We've analysed a counter ...




TODAY, we are going to look at designing a counter ...

• Ex. 7.2 Design a MOD 6 counter with a repeating sequence 0 1 3 7 6 4, using T flipflops. Check for possible lockout.

- STEP I We need to determine the number of flipflops required.
- Since the sequence does not contain a number greater than 7 (i.e. III in binary), we only need to use 3 flipflops.
- We will label these A, B and C and, arbitrarily, choose A to represent the MSB. Hence:



• The design is reduced to determining the logic necessary to generate  $A_T$ ,  $B_T$  and  $C_T$  from the states of A, B and C to produce the new values for A, B and C, i.e.:



- STEP 2 We know the sequence of states required (given in question), so we now need to determine the sequence of inputs to each of the flipflops in order to produce the required output.
- Hence, for example, let's take the first two states which are 0 and 1 or in binary ABC = 000 and 001.
- Recall the requirements table for the T flipflop ...

Operation	Т	
Stay at 0	0	16 D(C)=0
Stay at I	0	5
Go to 0	ı	10(1)=0
Go to I	I	



0171

70


A goes from 0 to 0  $\Rightarrow$  no change  $\Rightarrow$   $A_T = 0$ B goes from 0 to 0  $\Rightarrow$  no change  $\Rightarrow$   $B_T = 0$ C goes from 0 to 1  $\Rightarrow$  output needs to be toggled.

• Hence, the flipflop inputs required to transition from state 000 to state 001 is given by:

$$A_T B_T C_T = 001$$

 $\Rightarrow C_T = I$ 


Repeating this process for the remaining sequence of states (i.e. from, I to 3, 3 to 7, etc.), we obtain the following table:



State Asc At B	State	АВС	Flipflop Inputs $A_{T} B_{T} C_{T}$	MOZ =
5 00 1	0 1 3 7 6	0 0 0 0 0 I 0 I I I I 0	0 0 1 0 0 1 0 3 1 0 0 7 0 1 7	2513
(3)	4 0	I 0 0 0 0 0	4000	$\times 2 \times 5$

Since the sequence repeats, we need to ensure that we transition from state 4 back to the first state, i.e. state 0.


- STEP 3 Once we know the sequence of inputs to each of the flipflops, we then need to generate a Karnaugh Map (KM) for each of the flipflop inputs and obtain a minimal combinational logic circuit for implementing this sequence.
- A quick glance at the previous table shows that:




Generate a KM for each of A<sub>T</sub>, B<sub>T</sub>, and C<sub>T</sub>.

We will treat the unused states 2 and 5 as don't care terms for now, as they are not part of the required sequence.


	State	A	В	С		Flip A <sub>T</sub>	ор В <sub>Т</sub>	Inputs C <sub>T</sub>
5	0	0	0	0		O O	0	I
1	1	0	0	L	ı	1 0	ı	0
2	3	0	1	-1		3 I	0	0
31	7	- 1	1	. 1		70	0	
	6	- 1	I	0		<del>6</del> 0	I	0
16	4	1	0	0		41	0	0
4	\0 /	0	0	0		\		
	$\bigcup$							



State	АВС	Flipflop Inputs  A <sub>T</sub> B <sub>T</sub> C <sub>T</sub>
0	0 0 0	0 0 1
I	0 0 1	0
3	0 1 1	0 0
7	111	0 0 1
6	1 1 0	d (I) 0
4	1 0 0	1 0 0
0	0 0 0	



State	АВС	Flipflop Inputs  A <sub>T</sub> B <sub>1</sub> C <sub>T</sub>
0	0 0 0	0 0 I
I	0 0 1	0 1 0
3	0 1 1	1 0 0
7	111	0 0 1
6	I I 0	0 1 0
4	100	1 0 0
0	0 0 0	



$$C_{T} = \overline{A}\overline{C} + AC$$
$$= \overline{A} \oplus C$$

- In engineering design, it is always good practice to self check a
  design to make sure that the design process has been carried out
  correctly.
- In this case, it provides a check to ensure that the minimisation was done correctly.
- We self check the design by effectively analysing our circuit to see if it produces the required sequence.

• Consider the first output of the sequence ABC = 000. Passing this through our circuit design gives:

$$\mathbf{A}_{\mathsf{T}} = \mathsf{A} \oplus \mathsf{B} = \mathsf{0} \oplus \mathsf{0} = \mathbf{0}$$

$$\mathbf{B}_{\mathsf{T}} = \mathsf{B} \oplus \mathsf{C} = \mathsf{0} \oplus \mathsf{0} = \mathbf{0}$$

• Consider the first output of the sequence ABC = 000. Passing this through our circuit design gives:

$$\mathbf{A}_{T} = \mathbf{A} \oplus \mathbf{B} = \mathbf{0} \oplus \mathbf{0} = \mathbf{0}$$

$$\mathbf{B}_{T} = \mathbf{B} \oplus \mathbf{C} = \mathbf{0} \oplus \mathbf{0} = \mathbf{0}$$

$$\mathbf{A}_{T} \mathbf{B}_{T} \mathbf{C}_{T} = \mathbf{0} \mathbf{0} \mathbf{I}$$

$$\mathbf{C}_{T} = \mathbf{A} \oplus \mathbf{C} = \mathbf{0} \oplus \mathbf{0} = \mathbf{I}$$

• Hence, if the current state is ABC = 000 and the flipflop inputs are  $A_T B_T C_T = 0.0 I$  then the next state will be:

$$A(\tau) B(\tau) C(\tau) = 0 0 I$$

 We now repeat the process by passing this state through our circuit, by generating the new flipflop inputs and by determining the next state.

Continuing in this manner we obtain the following self check table:

State	АВС	A $\oplus$ B	$B_{T}$	C <sub>T</sub> A⊕C	=>	are	corret
0	0 0 0	0	0	ı			
1	0 0 1	0	1	0			
3	0 1 1	I	0	0			
7		0	0	1			
6	1 1 0	0		0			
4	100		0	0			
0	0 0 0						


We also need to check the unused states.

2 25 X

- Although they are not part of the main cycle, they may, nevertheless, cause problems with our counter design in certain circumstances.
- The unused states are 2 and 5. Passing these through our circuit design gives:


- We also need to check the unused states.
- Although they are not part of the main cycle, they may, nevertheless, cause problems with our counter design in certain circumstances.

The unused states are 2 and 5. Passing these through our circuit design gives:



- This self check shows that if the counter should enter one of the unused states 2 and 5, it will oscillate between these two states on successive clock cycles.
- It will be locked out of the main cycle. Hence lockout occurs.
- In this condition, the counter is said to be in a parasitic cycle.
- The counter can go into unused states by a pulse of noise (external spurious electrical intrusion) or at power up.

• Thus, the state diagram for our current counter design is as follows:




- We can correct this problem in one of two ways.
- The first way is to use appropriate hardware i.e. **flipflops that** have asynchronous inputs such as preset and clear.
- These inputs can be used to initialise the counter to the first state of ABC = 000 before normal operation begins.
- Our second option is to solve the problem by redesigning our circuit to prevent lockout occurring.
- One way to prevent lockout is to make a simple change to the existing design.


• Thus for example, we can make state 2 return to state 4 in the main cycle by forcing  $C_T = 0$  for this state as follows:

State	АВС	A <sub>T</sub>	$B_T$	C <sub>T</sub>	
2		- 1		0	
4	100				

- We haven't modified the sequence of inputs to the Toggle flipflops representing A & B, so the input circuitry for these remain the same.
- However, we have modified the input sequences for the 'C' Toggle flipflop and so we need to revisit its KM as follows ...



• Alternatively, the counter could be redesigned from the outset so that lockout can never occur by ensuring that all unused states return to a pre-defined state, such as ABC = 000.




- This design yields a synchronous reset to 000 on receipt of the first clock pulse.
- We could implement the full design from scratch by repeating what we have done already and including the transition of states 2 to 0 and 5 to 0.
- However, as we have already carried out the design of the main sequence, we only need to consider, in this case, the transition of states 2 to 0 and 5 to 0.
- Hence, repeating step 2 for the unused sates, we need to determine the inputs that allows the transition of states 2 to 0 and 5 to 0, as follows ...

State	АВС	A <sub>T</sub>	$B_T$	C <sub>T</sub>	- chang all the
2	0 1 0	0	- I	0	don't care
	0 I 0 0 0 0				40
5 0	I 0 I 0 0 0	1	0	1 4	

- We no longer have don't care terms for the unused states as we do actually care what happens these states.
- Thus all the don't care terms in the previous KMs have now been assigned either a I or a 0.
- The new Karnaugh Maps are as follows ...

# **Designing a Counter** $\mathbf{B}_{\mathsf{T}}$ 0 B



• In relation to both redesigns, it's worth noting the following:

• The first redesign is based on the principle of designing the counter circuit to satisfy the main cycle and only then checking to see if there's a problem with lockout.

- If there is, this problem can be resolved with the minimum of changes.
- Thus, this approach ensures an overall minimal design in terms of the combinational logic required.



• The second prescribe • This app

The second approach of ensuring that all unused states return to a prescribed state is a decision that is taken at the outset of the design.

This approach **ensures that** *lockout cannot occur*, i.e. the problem should never arise.


- It also ensures that all unused states return to the main cycle on one clock pulse.
- These added benefits usually come at the expense of additional gates and, hence, a non-minimal solution (in comparison with the first design approach).



## Designing a Counter of garage

• Ex. 7.3 Design a BCD 2421 counter which has the sequence 0 1 2 3 4 5 6 7 8 9. Use JK flipflops and minimal NAND gating.

- Note, here we are given a BCD 2421 weighted counter, as opposed to the conventional BCD 8421 standard weighting.
- When working with Karnaugh Maps and minterms, we use the latter weighting.
- So the first thing we need to do here is to obtain the minterm (or 8421) equivalent of the 2421 weighting.
- This is shown in the following table ...



So the sequence we are actually generating is in fact

- The unused minterms (or states) are therefore m<sub>5</sub>, m<sub>6</sub>, m<sub>7</sub>, m<sub>8</sub>,
   m<sub>9</sub>, m<sub>10</sub>.
- Recall the requirements table for JK flipflops:

Operation	J	K
Stay at 0	0	X
Stay at I	X	0
Go to 0	X	1
Go to I	1	X

 Step I – We need to determine the number of flipflops required.




- Since the sequence does not contain a number greater than 15 (i.e. IIII in binary), we need to use **four** flipflops.
- We will label these A, B, C and D and, arbitrarily, choose A to represent the MSB.
- Step 2 Now, we need to determine the sequence of inputs to the JK flipflops in order to produce the required output.
- Hence, we obtain the following table ...


Minterm (8421)	Count (2 <del>42</del> 1)	ABCD	$A_J A_K$		Inputs C <sub>J</sub> C <sub>K</sub>	D <sub>J</sub> D <sub>K</sub>		
0	0	0000	0 🗙	0 X	0 X	ĮΧ		
1	L	00014	OX		/ X	XI		
2	2	0010	6 X	OX	$\times$ 0	1 ×		
3	3	881 F						
4	4	0100	- 10					
H/	5	1011	L. J					
12	6	1100						
13	7	1101				<b>Operation</b>	J	K
14	8	1110			_	Stay at 0	0	X
15	9 /	1111 //				Stay at I	X,	0 •
						→ Go to 0	X	1
	10/m					Go to I	1	×

Minterm	Count	ABCD	Flipflop Inputs					
(8421)	(2421)		$A_J A_K$		$C_{j}C_{K}$	$D_J D_K$		
0	0	0000	0 X	0 X	0 X	ΙX		
1	L	0001	0 X	0 X	ΙX	ΧI		
2	2	0010	0 X	0 X	X 0	ΙX		
3	3	0011	0 X	ΙX	ΧI	ΧI		
4	4	0100	ΙX	ΧI	ΙX	IX		
11/	5	1011	X 0	ΙX	ΧI	ΧI		
12	6	1100	X 0	X 0	0 X	IX		
13	7	1101	X 0	X 0	ΙX	ΧI		
14	8	1110	X 0	X 0	X 0	ΙX		
15	9	444	ΧΙ	ΧΙ	ΧI	ΧI		


- Remember we know the sequence of outputs, we are generating the sequence of inputs to go from one output to the next for each consecutive pair of outputs.
- Also, as the sequence repeats, the last state (1111) must return to the first state (0000).
- Step 3 Next, we need to put the sequence of values for each flipflop input (there are 8 inputs in total) into a Karnaugh Map in order to obtain a minimal circuit implementation.
- Noting that the unused states are treated as don't care terms, the Karnaugh Maps for each of the eight inputs are as follows ...




$$A_{j} = B$$




$$A_K = BCD$$







$$B_K = \overline{A} + CD$$




$$C_1 = D + \overline{A}B$$



$$C_K = D$$





$$D_K = I$$