# 深圳市金逸晨电子有限公司

# LCD MODULE

# MODULE NO.:

GMT114-02

<b>Customer:</b>		
Approved By(核准):		
1		
1		

深圳市金逸晨电子有限公司											
Approved By(核准):	Checked By(审核):	Prepared By(编写):									


GMT114-02 Version: V1.0 2

# RECORDS OF REVISION (修订记录)

Part Number (产品型号)	Revision (版本)	Revision Content (修订内容)	Revised on (修订日期)
GMT114-02	V1.0	第一次发行	2020-06-16

<u>GMT114-02</u> Version: V1.0 3


	CONTENTS	
1.	外形图	4
2.	功能&特性	4
3.	机械规格	4
4.	原理图	 5
5.	引脚说明	 5
6.	电气特性	 6
	6.1 DC电气特性	6
	6.2 AC电气特性	 
7.	指令表	 8~10



GMT114-02 Version: V1.0 5

## 4. 原理图:

#### 1.14inch IPS 模块原理图



注意: 电路及元件值仅作参考

#### **5.** 引脚说明:

Pin no.	Symbol	Function
1	GND	电源负极
2	VCC	电源正极
3	SCL	时钟
4	SDA	数据
5	RES	复位
6	DC	命令/数据
7	CS	片选
8	BLK	背光控制开关,默认拉高背光打开

*GMT114-02* Version: V<sub>1.0</sub> 6

#### 6. 电气特性

#### 6-1 DC 电气特性

#### 6-1.1: Absolute Maximum Ratings (绝对最大额定值)


Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage (I/O)	VDD	-0.3	4.6	V	
Analog Supply Voltage	VDDIO	-0.3	4.6	V	
Logic Input Voltage	VIN	-0.3	VDD+0.3	V	
Operation Temperature	Тор	-20	70	$^{\circ}$	
Storage Temperature	Tst	-30	80	$^{\circ}$	

## 6-1.2: Operating Conditions (操作条件)

Parameter	Symbol	Min	TYP	MAX	Unit	Notes
Voltage for LED backlight	VLED	2.8	ı	3.0	V	
System Voltage	VDD	2.4	2.8	3.3	V	
Interface Operation Voltage	VDDIO	1.65	1.8	3.3	V	
Gate Driver High Voltage	VGH	12.2	-	14.97	V	
Gate <i>Driver Low</i> Voltage	VGL	-12.5	- ,	-7.16	V	
Operating Current for V <sub>DD</sub>	${ m I}_{ m DD}$	-	8	10	mA	
Current for LED backlight	ILED	30	-	40	mA	2 LED
Brightness	L <sub>br</sub>	200	250	-	cd/m <sup>2</sup>	
Sleep_In Mode VDD	I <sub>dd</sub>	-	15	30	uA	
Sleep_In Mode VDDIO	I <sub>ddio</sub>	-	5	10	uA	

#### 1 Test condition is:


- a:Center point on active area
- b:Best Contrast
- 2 Uniform measure condition:
  - a:Measure 9 point, Measure location is show below:
  - b:Uniform=(Min brightness/Max.brightness)x100%
  - c:Best Contrast.



GMT114-02 Version: V1.0 7

## 6-2 AC电气特性

## 6-2.1、 Serial Interface Timing Characteristics: (4-wire SPI)



**Figure 5 4-line serial Interface Timing Characteristics** 

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25  $^{\circ}$ 

Signal	Symbol	Parameter	MIN	MAX	Unit	Description	
	T <sub>CSS</sub>	Chip select setup time (write)	15		ns		
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns		
CSX	T <sub>CSS</sub>	Chip select setup time (read)	60		ns		
	Tscc	Chip select hold time (read)	65		ns		
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns		
	T <sub>SCYCW</sub>	Serial clock cycle (Write)	16		ns	urite command 9 data	
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	7		ns	-write command & data	
SCL	T <sub>SLW</sub>	SCL "L" pulse width (Write)	7		ns	Taili	
SCL	T <sub>SCYCR</sub>	Serial clock cycle (Read)	150		ns	rood command 9 data	
	T <sub>SHR</sub>	SCL "H" pulse width (Read)	60		ns	-read command & data	
	T <sub>SLR</sub>	SCL "L" pulse width (Read)	60		ns	ram	
D/CX	T <sub>DCS</sub>	D/CX setup time	10		ns		
D/CX	T <sub>DCH</sub>	D/CX hold time	10		ns		
SDA	T <sub>SDS</sub>	Data setup time	7		ns		
(DIN)	T <sub>SDH</sub>	Data hold time	7		ns		
DOLLT	T <sub>ACC</sub>	Access time	10	50	ns	For maximum CL=30pF	
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF	

**Table 6 4-line serial Interface Characteristics** 

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

<u>GMT114-02</u> Version: V1.0

# 7. 指令表 COMMAND TABLE System Function Command List (1)

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
NOP	0	1	1	-	0	0	0	0	0	0	0	0	(00h)	No operation
SWRESET	0	<b>↑</b>	1	-	0	0	0	0	0	0	0	1	(01h)	Software reset
	0	<b>↑</b>	1		0	0	0	0	0	1	0	0	(04h)	Read display ID
ı	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
RDDID	1	1	1	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		ID1 read
	1	1	1	-	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20		ID2 read
	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		ID3 read
	0	•	1		0	0	0	0	1	0	0	4	(00h)	Read display
ı	U	<b>↑</b>	1	=	U	0	U	O	l l	U	0	1	(09h)	status
i	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
RDDST	1	1	1		BSTON	MY	MX	MV	ML	RGB	МН	ST24		-
i	1	1	1	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON		-
ı	1	1	1	-	ST15	ST14	INVON	ST12	ST11	DISON	TEON	GCS2		-
i	1	1	1	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0		-
	0		4		•	0		0			4		(OAL)	Read display
000014		1	1	-	0	0	0	0	1	0	1	0	(0Ah)	power
RDDPM -	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
i	1	1	1	-	BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	0	0		
	0	1	1	-	0	0	0	0	1	0	1	1	(0Bh)	Read display
RDD -	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
MADCTL -	1	1	1	-	MY	MX	MV	ML	RGB	МН	0	0		-
			4										(001)	Read display
RDD	0	1	1	-	0	0	0	0	1	1	0	0	(0Ch)	pixel
COLMOD	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
i	1	1	1	-	0	D6	D5	D4	0	D2	D1	D0		-
							_		_		_	_		Read display
	0	1	1	-	0	0	0	0	1	1	0	1	(0Dh)	image
RDDIM	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
Ī	1	1	1	-	VSSON	0	INVON	0	0	GC2	GC1	GC0		-
						-	-				_	-	(0.5.)	Read display
RDDSM	0	1	1	-	0	0	0	0	1	1	1	0	(0Eh)	signal
-							1		1	1	1	1		

GMT114-02 Version: V1.0

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	<b>↑</b>		TEON	TEM	0	0	0	0	0	0		-
														Read display
	0	1	1	-	0	0	0	0	1	1	1	1	(0Fh)	self-diagnostic
RDDSDR														result
	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	1	-	D7	D6	0	0	0	0	0	0		-
SLPIN	0	1	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in
SLPOUT	0	1	1	-	0	0	0	1	0	0	0	1	(11h)	Sleep out
PTLON	0	<b></b>	1	-	0	0	0	1	0	0	1	0	(12h)	Partial mode on
NORON	0	1	1	-	0	0	0	1	0	0	1	1	(13h)	Partial off (Normal)
INVOFF	0	1	1	-	0	0	1	0	0	0	0	0	(20h)	Display inversion off
INVON	0	1	1	-	0	0	1	0	0	0	0	1	(21h)	Display inversion on
0.11057	0	1	1	-	0	0	1	0	0	0	0	1	(26h)	Display inversion
GAMSET	1	1	1	-	0	0	0	0	GC3	GC2	GC1	GC0		on
DISPOFF	0	1	1	-	0	0	1	0	1	0	0	0	(28h)	Display off
DISPON	0	1	1	-	0	0	1	0	1	0	0	1	(29h)	Display on
	0	1	1	-	0	0	1	0	1	0	1	0	(2Ah)	Column address
	1	1	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		X address start:
CASET	1	1	1		XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0		0≦XS≦X
	1	1	1		XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		X address start:
	1	1	1		XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0		S≦XE≦X
	0	1	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set
	1	1	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		Y address start:
RASET	1	1	1		YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		0≦YS≦Y
	1	1	1		YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		Y address start:
	1	1	1		YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		S≦YE≦Y
	0	1	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write
DAAMACO	1	1	1	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		
RAMWR	1	1	1	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		Write data
	1	1	1	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
RAMRD	0	1	1	-	0	0	1	0	1	1	1	0	(2Eh)	Memory read

GMT114-02 Version: V 1.0 10

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	1	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		
	1	1	1	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		Read data
	1	1	1	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
	0	1	1	-	0	0	1	1	0	0	0	0	(30h)	Partial sart/end address set
	1	1	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		Partial start
PTLAR	1	1	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		address: (0, 1,2,P)
	1	1	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		Partial end
	1	1	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		address (0, 1,2, 3, , P)
	0	1	1	-	0	0	1	1	0	0	1	1	(33h)	Vertical scrolling definition
	1	1	1	-	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8		
VOODDEE	1	1	1	-	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0		
VSCRDEF	1	1	1	-	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8		
	1	1	1	-	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0		
	1	1	1	-	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8		
	1	1	1	-	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0		
TEOFF	0	1	1	-	0	0	1	1	0	1	0	0	(34h)	Tearing effect
TEON	0	1	1	-	0	0	1	1	0	1	0	1	(35h)	Tearing effect
	1	1	1	-	-	-	-	-	-	-	-	TEM		
MADCTL	0	1	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data access control
	1	1	1	-	MY	MX	MV	ML	RGB	0	0	0		-
Woods	0	1	1	-	0	0	1	1	0	1	1	1	(37h)	Vertical scrolling start address
VSCRSADD	1	1	1	-	VSP15	VSP14	VSP13	VSP12	VSP11	VSP10	VSP9	VSP8		
	1	1	1	-	VSP7	VSP6	VSP5	VSP4	VSP3	VSP2	VSP1	VSP0		
IDMOFF	0	1	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off
IDMON	0	1	1	-	0	0	1	1	1	0	0	1	(39h)	Idle mode on

## **System Function Command Table 2**

及更详细具全的指令说明可参阅芯片ST7789VW规格书。