

Today (3/20) "OS"
=) Bugs (Deadlock) } Concurrency
=) Mid term Review } break
(cont. tomorrow)

Concurrency Bugs

Studies: bugs exist (still true)
concurrent bugs?

=) atomicity violations
(data races)

need locks

=) ordering violations


(control races)

{ need condition
variables }

(assume ordering: ?)


} event1 before
 event2 }


\Rightarrow dead lock



code: locks L_1, L_2


threads T_1, T_2






Examples: why deadlock occur?

\Rightarrow Software has complex dependencies




Example:



```

void function( obj_1, obj_2 ) {
    // perf computation
    over both objects
    atomically
    { obj1.lock(); } lock
    { obj2.lock(); } by
    . . address
    { } order
    // release locks here
}

```



Conditions: Read:
 "Soul of a
 ... Machine"

⇒ future: ethics

Conditions: [All 4 must hold for deadlock]

- [mutual exclusion] ⇒ resource: exclusive access
- [hold-and-wait] ⇒ another req → delay thread^(s) holding, waiting
- [no preemption] ⇒ holding resource, can't be taken away
- [circular wait]

Goal: Prevent T_1, \dots, T_N
(by breaking one conditions) exist cycle $T_1 \rightarrow T_2 \rightarrow \dots \rightarrow T_N \rightarrow T_1$

Prevent: circular wait
⇒ define lock ordering
(most common solutions)

Prevent: hold + wait

=> lock acquisition lock
(meta lock)

hold ^{meta} lock
while acquiring

=> lock acquisition
atomic

Prevent: needing locks at all
(prevent mut. excl.)

=> "lock free" concurrent
("wait free")

idea: how to build
conc. data structs
w/o locks

(use powerful

low-level instructions

Example:

crit section : (data race)
 $\Rightarrow \underline{\text{lock}} \underline{\text{count}} = \underline{\text{count}} + 1;$
 $\underline{\text{unlock}}$

powerful inst : fetch-and-add

fetch-and-add (count, 1);
(atomic h/w inst.)

Example 2: list insertion

```
void list-insert (int value) {
    node_t *n = malloc ();
    n->value = value;
    n->next = head; } needs to  
be  
atomic
    head = n;
}
use  
CAS
3
compare-and-
```

h/w instruction: swap

```
int CAS(unsigned *addr,  
        unsigned expected,  
        unsigned value) {  
    if (*addr == expected) {  
        *addr = value;  
        return 1; // success  
    }  
    return 0; // failure  
}  
  
list-insert ( int value ) {  
    node_t *n = malloc  
    n->value = value; // sizeof(node_t),  
    do {  
        { nodet * old-head = head;  
        n->next = head; }  
        while ( CAS( head, old-head  
                    n ) == 0 );  
    }  
}
```

potential problem: live lock
(contention)

Solution:

if fail: back off
wait (random-time)
try again }

exponentially increasing, w/
each failure

Prevent: no preemption

pthread-mutex-lock()
can't preempt

other primitives:

pthread-mutex-trylock()
succeeds: grabs locks
fails: if lock held
already

worried about deadlock:

[lock(L₁) } { concern
[lock(L₂) } ,]

↓

top: $\text{lock}(L_1)$

if ($\text{trylock}(L_2) == \text{FAIL}$)
 $\text{unlock}(L_1)$; \leftarrow may want
goto top; to wait

Avoid : scheduling

$T_1 : L_1, L_2$ $T_3 : L_3$

$T_2 : L_1, L_2$

scheduler:

run T_1 to completion,
then run T_2

Detect / Recover :

Dist. Databases

Review Topics : (today)

~~Old Questions~~

(tomorrow)

Midterm: Location: even
Chem ←
Psych ←
Student ID is odd

Format: set 7:15pm →
"easy grading" [9:15pm]
⇒ bring pencil(s)

A B } mystery:
A B theme


low: !

[Long]

Strategy:

Shortest Question First

A



→ OS vs H/W:
(hardware support) } some-ish

Scheduling:

↳ Multi-Level Feedback Queue

lot

a lot

↳ Page-tables + Address Translation

↳ Multi-level Page Table a lot, but...

→ TLBs some

very few

→ Conr + Semaphores → H/W primitive
for locks


→ Producers / Consumers → C/Us
 nobody, but ... few

Sched + MLFQ:

(many)

Queues:

reach queue
 has priority



goals: \rightarrow progression
 \Rightarrow long running
 \Rightarrow no starvation
 \Rightarrow want to (interactive)
 run short jobs
 quickly
 (no knowledge
 about jobs)

Job (Process)
 is on

One
 queues
 @ a time

→ Highest priority job
 always runs.

→ if 2 (or more) jobs have

same priority,
round robin

- Enter: at highest priority
- if uses time quantum @ given priority level, move down one level queue
- Periodically: boost priority of all jobs (to top most level)

what defines time slice length?


→ min: timer interrupt
every 1 ms

→ for each queue: define time slice is a multiple of timer.

interrupt

Virtual Memory

[Addr translation,
TLBs,
Page tables,
linear
(array) multi-level
process]





running
program:
process
private

int $x;$ \Rightarrow address of
 x
loads, stores
 $x = x + 1;$ \hookrightarrow instructions:

hardware support fetch

1) base/bounds
 2) segmentation
 (3 base/bounds)
 3) paging :




Page table:
 for each ^{virt.} page =>
where is this page
in phys memory?

OR

not valid

Page Table Entry




1) Size of page tables \Rightarrow too big

2) Speed of paging / translation


linear (array) :
one entry per virt page

32-bit addr space
4KB page 4KB↓






VPN 32-bit
 2^{20} virt pages
~ 1 million entries

Multi-level page table :




linear
page
table
(array)






TLBs: Speed!



w/o TLB: 2 mem refs
for every mem ref

TLB: "Address Translation Cache"
⇒ more complexity



⇒ TLB miss:

H/W based:
H/W look up
entry in Page
Table (pointed to
by PTBR)

↓
[CR3]

update TLB
[retry]