

Today

welcome!


→ except

error

Virtual Memory


⇒ Mechanisms

→ Dynamic Relocation
(base / bounds)



→ Segmentation
(generalization of
base/bounds)

virt. A.S.



Aside:
2-levels of mem mgmt

→ inside virt addr space
C: malloc/free
+ malloc library
stack: language runtime

→ OS: phys memory

Problems: segmentation alloc'd


→ support sparseness:
but limited

"free"



→ external fragmentation

→ have to reject request
or compact memory



Today: Paging

→ Basics

→ Slow

→ Memory hog

} potential problems

Paging:

Divide up

→ Virt. Addr Spaces

→ Phys memory


into fixed-size units


called pages

→ typically:

[4KB]

phys memory





typical : 32-bit address space
w/ 4 KB pages

$\rightarrow 2^{20}$ pages in A.S.?

$$2^{32} / 2^{12} \Rightarrow 2^{20}$$

"CS million"

$$2^{10} \Rightarrow 1 \text{ KB}$$


$$2^{30} \Rightarrow 1 \text{ GB}$$

1) lot of information
(per process)

\Rightarrow generally stored in
memory

(slow)

Example : small "toy" virt. A.S.



(PTN)

translated)

Translation Information :

=> store this in mem somewhere

=> call data structure that stores this info a

[page table]

simple (to begin)

=> array (one per process)
=> linear page table


=> contents (of page table)

Virt. Addr. Space





Page Table: Array (Linear)
[one entry per VPN] []



⇒ How does translation occur?

⇒ [Limited Direct Execution]
h/w → efficiency

⇒ h/w does most of the work


→ what does
h/w need
to know?

→ location of
page table

→ details of
system

→ Page size


→ structure
of page
table entry



...
i.e.

4 per CPU register.
hold ^{phys.} address of
page table of currently
running process

Page table base register
(PTBR)



set PTBR: 4 ← changes
upon
context
switch


VA : need to translate:

Phys Addr of desired PTE

VA:

11	010
----	-----

PA: PTBR +



PTBR details:

→ restricted (not all can update)

→ process table :

save, PTBR
restore


Problems:

1. contention

→ Too slow (extra mem refs)

→ Too big

V.A.S



32-bit, 4KB page

⇒ ~1M entries
x 4 Bytes

⇒ 4 MB
page table

⇒ 1000 pages

⇒ 4 GB

C code: ⇒ how machine works

stack


```
int sum=0;  
int i; //loop variable  
for (i=0; i<2048; i++)  
    sum += a[i]; //summing it up!
```

4KB pages:


a[.....]; how many pages are referenced?

=> [No discussion]

array : 8KB 4KB
aligned?




i, sum : ? in memory



code:
5 instructions ↴ 8 pages

Too slow : extra mem reference




Cache : in CPU

\Rightarrow Translation Lookaside
Buffer (TLB)

\Rightarrow "Address Translation
Cache"

smaller, faster memory



[~10s, 100s of entries]

Translation :


VA : $\overbrace{\text{VPN}}^1 \text{ offset}$


caches:
locality
→ spatial
→ temporal

CPU : extract UPN from VA
lookup VPN in TLB
→ "hit" : translation
in cache
(good: fast)
PFN : => form PA
+ do mem ref
→ "miss" :
fetch PTE from
memory (slow)
→ update TLB
w/ contents
→ retry instruction
(mem ref)

TLB : contents

entries:





valid bit : is this entry
in TLB in
use? (valid
transition?)

context switch:

$$P_1 \rightarrow P_2$$

\Rightarrow what to do?

flush TLB contents

(set all entries
to not valid)

Different way to
structure mem mgmt

SUPPORT IN H/W:

"so far
H/W managed TLB"

new: s/w
"OS managed TLB"

idea:

TLB hit: still a ll
h/w

TLB miss:

TLB miss exception

→ OS exception handler

⇒ consult page
table

+ find translation

⇒ update TLB

→ not from mem

priv.

direct from CPU
→ H/W: retry inst
(hit)

Freedom in OS:

⇒ h/w doesn't know
details of page
table
(no PTBR)

⇒ H/W simpler