# TI TECH DAYS



**Louis Diana FAE SMTS** 

**Texas Instruments** 




## **Agenda**

- Discussion on what is worst case analysis
- Different types of worst case analysis i.e.: Extreme value, RSS
- Discussion on electronic component tolerances resistors, capacitors, and Inductors, with an inductor saturation example.
- Example 1: Output voltage regulation. UVLO, and OVLO are very similar.
   Reference and IC tolerance will be added here.
- Example 2: MOSFET Power dissipation. FET and Diode tolerances will be added here.
- Example 3 : BJT Transistor Beta

### Worst case analysis definition

 A worst-case analysis is an assessment of a circuits functional performance, accounting for tolerances, such as Beginning of life (BOL), environmental (Temperature), aging End of Life (EOL), and, in the case of Space applications, radiation tolerances.




## Worst case analysis method types

- Extreme Value Analysis (EVA) This is an estimate of the most extreme limits of the circuit's components and function.
- Root Sum Square (RSS) method works on a statistical approach. It assumes that most of the components fall to the mid of the tolerance zone rather than at the extreme ends.

$$\Delta Y = \sqrt{\sum_{i=1}^{n} \delta_i^2}$$

 Monte Carlo analysis, in which parameters are randomly selected from a distribution, and the circuit simulated, anywhere from 1000 to 100000 times.



### **Resistor Tolerances**

EOL obtained from component manufacturer, or engineering APL

delT	:=	75	

$$tol\_rd1\_bol := 0.1 \cdot \% \qquad \qquad tol\_rd1\_eol := 0.5 \cdot \%$$

$$tol_rd2_bol := 1.\%$$
  $tol_rd2_eol := 0.5.\%$ 

$$tol_rd3_bol := 1.\%$$
  $tol_rd3_eol := 0.5.\%$ 

$$tol_rd4_bol := 10.\%$$
  $tol_rd4_eol := 0.5.\%$ 

tol\_rd1\_temp := 
$$25 \cdot 10^{-6} \cdot delT$$
 ppm/C  
tol\_rd2\_temp :=  $100 \cdot 10^{-6} \cdot delT$  ppm/C  
tol\_rd3\_temp :=  $250 \cdot 10^{-6} \cdot delT$  ppm/C  
tol\_rd4\_temp :=  $2000 \cdot 10^{-6} \cdot delT$  ppm/C

### **Variations**

$$k1 := (tol_rd1_bol + tol_rd1_eol + tol_rd1_temp)$$

$$k2 := (tol\_rd2\_bol + tol\_rd2\_eol + tol\_rd2\_temp)$$

$$k2 = (\text{tol rd2 hol} + \text{tol rd2 eol} + \text{tol rd2 temp})$$

$$xr23 := 53.6 \cdot k$$

$$xr23min := xr23 \cdot (1 - k1)$$

$$xr23max := xr23 \cdot (1 + k1)$$

$$xr23min = 5.318 \cdot 10^4$$
  
 $xr23max = 5.402 \cdot 10^4$ 

$$k1 = 7.875 \cdot 10^{-3}$$

$$k2 = 0.023$$



### **Capacitor Tolerances**

# EOL obtained from component manufacturer, or engineering APL

delT := 75

$$tol_npo_bol := 5.\%$$
  $tol_npo_eol := 0.5.\%$   $tol_bx_bol := 10.\%$   $tol_bx_bol := 21.\%$ 

$$tol_x7r_bol := 10.\%$$
  $tol_x7r_eol := 21.\%$ 

### **Variations**

$$k5 := (tol_x7r_bol + tol_x7r_eol + tol_x7r_temp)$$

$$a1c12 := 39 \cdot p$$
  
 $a1c12min := a1c12 \cdot (1 - k3)$   
 $a1c12max := a1c12 \cdot (1 + k3)$ 

tol\_npo\_temp := 
$$30 \cdot 10^{-6} \cdot delT$$
  
tol\_bx\_temp :=  $15 \cdot \%$   
tol\_x7r\_temp :=  $15 \cdot \%$ 

$$k3 = 0.057$$
  
 $k4 = 0.46$ 

$$k5 = 0.46$$


$$a1c12min = 3.833 \cdot 10^{-11}$$
  
 $a1c12max = 3.967 \cdot 10^{-11}$ 


BX characteristics are identical to X7R dielectric, with the added restriction that the Temperature-Voltage Coefficient (TVC) is not to exceed -25% ΔC at rated voltage, over the operating temperature range (-55°C to 125°C).

### **Inductor Tolerances**

5. DC current at 25°C that causes an inductance drop of 30% (typ) from its value without current.

	Inductance <sup>2</sup>	DCR (	mOhms) <sup>3</sup>	SRF typ4	Isat⁵	Irms	s (A)6
Part number <sup>1</sup>	±20% (µH)	typ	max	(MHź)	(A)	20°C rise	40°C rise
XAL7030-161ME_	0.16	1.15	1.26	158	60.0	24.9	32.5
XAL7030-301ME_	0.30	1.75	1.92	101	41.0	21.0	27.6
XAL7030-601ME_	0.60	3.00	3.30	72	36.0	18.0	23.0
XAL7030-102ME_	1.0	4.55	5.00	52	28.0	16.1	21.8
XAL7030-152ME_	1.5	7.60	8.36	39	23.5	11.9	15.0
XAL7030-222ME_	2.2	13.7	15.07	29	18.0	10.0	12.9
XAL7030-272ME_	2.7	15.7	17.30	32	12.8	9.2	11.4
XAL7030-332ME_	3.3	19.5	21.45	25	12.3	8.0	10.0
XAL7030-472ME_	4.7	26.1	30.00	21	10.1	6.9	9.0
XAL7030-562ME_	5.6	28.1	32.32	17	9.8	5.3	7.3
XAL7030-682ME_	6.8	45.0	51.75	15	8.7	4.4	6.8
XAL7030-822ME_	8.2	53.0	60.94	13	8.4	2.9	5.9
XAL7030-103ME_	10	60.4	69.46	12	7.7	2.6	5.3





Initial permeability as a function of temperature.



DC MAGNETIZING FORCE OERSTEDS

PERMEABILITY vs DC BIAS

$$L := \frac{.4 \cdot 3.14 \cdot u \cdot turns^{2} \cdot (Ae)}{le \cdot 10^{8}}$$

Where:

Linductance = Henry's

 $\mu$  = core permeability N = number of turns

Ae = core cross-section (mm<sup>2</sup>)

le = core magnetic path length (mm)



### Worst case analysis inductance rolloff example

Example of saturation current

 $\begin{aligned} & \text{Vin} = 12 \text{V} & \text{Vo} = .9 \text{V} \\ & \text{Vinmax} = 13.2 \text{V} & \text{Iomax} = 40 \text{A} \\ & \text{Vinmin} = 10.8 \text{V} & \text{Iomin} = 4 \text{A} \\ & \text{f} = 650 \text{khz} \end{aligned}$ 

Now what happens if I push Iomax to 60A and reduce the inductance by 30%

 $\begin{array}{ll} \text{Vin} = 12 \text{V} & \text{Vo} = .9 \text{V} \\ \text{Vinmax} = 13.2 \text{V} & \text{Iomax} = 60 \text{A} \\ \text{Vinmin} = 10.8 \text{V} & \text{Iomin} = 4 \text{A} \\ \text{f} = 650 \text{khz} \end{array}$ 

Lout = 160nH

Lout = 112nH

 $I_peak = 45.6A$ 

Peak inductor current

 $I_peak = 68.7A$ 

Peak inductor current

Rule of thumb derate Isat by 30 to 40%




#### Problem statement

 What is my worst case output voltage regulation

#### **Procedure**

- Find tolerances for Vref, error-amp, and resistor divider.
- Write equation for feedback regulation
- Calculate sensitivity of variables.
- Solve equation



#### Reference tolerance

$$tol_TL431_bol := 0.5 \cdot \%$$
  $tol_TL431_eol := .25 \cdot \%$   $tol_TL431_temp := 60 \cdot 10^{-6} \cdot delT$ 

#### **Reference Variation**

 $\label{eq:Vref} $$\operatorname{Vref}:=2.495$$$ $$\operatorname{TL431vrefmin}:=\operatorname{Vref}\cdot(1-\operatorname{tol\_TL431\_bol})\cdot(1-\operatorname{tol\_TL431\_eol})\cdot(1-\operatorname{tol\_TL431\_temp})$$$ $$\operatorname{TL431vrefmin}=2.465$$$$ $$\operatorname{TL431vrefmax}:=\operatorname{Vref}\cdot(1+\operatorname{tol\_TL431\_bol})\cdot(1+\operatorname{tol\_TL431\_eol})\cdot(1+\operatorname{tol\_TL431\_temp})$$$$$ $\operatorname{TL431vrefmax}=2.525$$$$ 

- Reference Voltage Tolerance at 25°C
  - 0.5% (B Grade)
  - 1% (A Grade)
  - 2% (Standard Grade)




Figure 1. Reference Voltage vs Free-Air Temperature

### **Op-amp tolerance**

Op-amp dc error sources include:

- Input offset voltage VOS
- Input bias current IB
- Input offset current IOS
- Open loop gain

From LM158 Data sheet:

Vos bol = 7mV from -55c to 125c

Vos temp = 15uV/c

Vos\_eol = hard to find check with Manufacturer


 $Ib_bol = 300nA from -55c to 125c,$ 

los bol = 100nA from -55c to 125c

los\_temp = 200pA/c, los\_eol = hard to find check with Manufacturer

Open loop gain min = 35V/mV =35000

OUTPUT VOLTAGE REGULATION CIRCUIT



Open loop gain typ = 140V/mV = 140000

Below is a sensitivity calculation to show which parts should be minimized or maximized

 $Vonom(Vref, Vos, Vbiasnom, Vbias\_gainnom, xr23, r7, xr10, xr6) := \begin{pmatrix} Vref + Vos ... \\ + Vbiasnom ... \\ + Vbias\_gainnom \end{pmatrix}$  $\frac{(xr23 + r7 + xr10 + xr6)}{xr10 + xr6}$  $\frac{d}{dVref}Vonom(Vref, Vos, Vbiasnom, Vbias\_gainnom, xr23, r7, xr10, xr6) = 1.321$ dVbias\_gainnom  $\frac{d}{dVos}Vonom(Vref, Vos, Vbiasnom, Vbias\_gainnom, xr23, r7, xr10, xr6) = 1.321$ — Vonom(Vref, Vos, Vbiasnom, Vbias\_gainnom, xr23, r7, xr10, xr6) = 1.321

— Vonom(Vref, Vos, Vbiasnom, Vbias\_gainnom, xr23, r7, xr10, xr6) = 1.321

 $\frac{d}{d}$  Vonom(Vref, Vos, Vbiasnom, Vbias\_gainnom, xr23, r7, xr10, xr6) = 1.504·10<sup>-5</sup>

 $\frac{d}{dr} Vonom(Vref, Vos, Vbiasnom, Vbias_gainnom, xr23, r7, xr10, xr6) = 1.504 \cdot 10^{-5}$ 

 $\frac{d}{d_{var} 10} Vonom(Vref, Vos, Vbiasnom, Vbias_gainnom, xr23, r7, xr10, xr6) = -4.83 \cdot 10^{-6}$ 

 $\frac{d}{dr} Vonom(Vref, Vos, Vbias nom, Vbias_gainnom, xr23, r7, xr10, xr6) = -4.83 \cdot 10^{-6}$ 



#### Resistor divider tolerance

Reqmax := 
$$\frac{1}{\left(\frac{1}{\text{xr23max} + \text{r7max}} + \frac{1}{\text{xr10min} + \text{xr6min}}\right)}$$

$$Reqmax = 4.074 \cdot 10^4$$

$$a1r15max = 1.503 \cdot 10^4$$


Reqmin := 
$$\frac{1}{\left(\frac{1}{\text{xr23min} + \text{r7min}} + \frac{1}{\text{xr10max} + \text{xr6max}}\right)}$$


$$Reqmin = 4.041 \cdot 10^4$$

$$a1r15min = 1.437 \cdot 10^4$$

OUTPUT VOLTAGE REGULATION CIRCUIT

#### Voltage error due to the offset current, bias current, A1r15 and Req





#### Voltage error due to the gain in the error amplifier

Vbias gain = Vin

voh := 5 Voh is the Vdd voltage on the error amp. therefore the maximum output voltage on the error amp.

$$\label{eq:Vbias_gainmax} \begin{aligned} \text{Vbias\_gainmax} &\coloneqq \frac{\text{voh}}{\text{OLGmin}} & \text{Vbias\_gainmax} &= 1.429 \cdot 10^{-4} \\ \text{This is the min. and max. voltage required for op-amp} \\ \text{Vbias\_gainmin} &\coloneqq \frac{\text{voh}}{\text{OLGmax}} & \text{Vbias\_gainmin} &= 3.571 \cdot 10^{-5} \end{aligned}$$

$$Vbias\_gainnom := \frac{Vbias\_gainmax + Vbias\_gainmin}{2} \qquad Vbias\_gainnom = 8.929 \cdot 10^{-5}$$



#### The total output voltage error due to Vref, Vos, Vbias, Req, and A1r15

$$Vomax := (vrefmax + Vos + Vbiasmax + Vbias_gainmax) \cdot \frac{(xr23max + r7max + xr10min + xr6min)}{xr10min + xr6min}$$

Vomax = 3.37

$$Vomin := (vrefmin - Vos + Vbiasmin + Vbias\_gainmin) \cdot \frac{(xr23min + r7min + xr10max + xr6max)}{xr10max + xr6max}$$

Vomin = 3.236

#### The percent delta for Vout is as follows

$$Vodelta\%pos := \frac{Vomax - Vonom}{Vonom} \cdot 100$$

$$Vodelta\% neg := \frac{Vonom - Vomin}{Vonom} \cdot 100$$

$$Vodelta\%neg = 1.926$$

### Worst case analysis MOSFET power dissipation example

#### Problem statement


 The FET's in my PS are getting hot

#### Possible causes


- Not enough heat sink
- Shoot through

#### Solution

WCA on FET power dissipation



### Worst case analysis MOSFET power dissipation example



#### **Procedure**

- Find tolerances for Rds, Qg total gate charge, Qgs charge gate to source, Qgd charge gate to drain, Qoss output charge, body drain diode forward voltage, and controller dead time.
- Write equation and Analyze Rds conducted losses, switching loss, and gate drive loss for top FET.
- Write equation and Analyze Rds conducted losses, body drain diode loss, and gate drive loss for bottom FET
- Add up all losses

#### **MOSFET tolerance**




Figure 20. Control MOSFET RDS(on) vs VGS




Figure 21. Sync MOSFET R<sub>DS(on)</sub> vs V<sub>GS</sub>

CSD87350Q5D Synchronous Buck NexFET™ Power Block

#### Rds goes up as temp goes up

$$Rds_bol = 20\%$$

Rdson\_top := 
$$5 \cdot 10^{-3} \cdot \Omega$$

Rdson\_bot := 
$$1.2 \cdot 10^{-3} \cdot \Omega$$

Rdsmin\_top = 
$$2.4 \times 10^{-3} \Omega$$

Rdsmin\_bot = 
$$5.76 \times 10^{-4} \Omega$$

$$Rdsmax\_top = 9.78 \times 10^{-3} \Omega$$

$$Rdsmax\_bot = 2.347 \times 10^{-3} \Omega$$

#### **Total gate charge**

$$qtotal\_top := 8.4nC$$

$$qtotal bol := 30\%$$

$$qtotal\_bot := 20nC$$

$$qtotal\_min\_top = 5.88 \times 10^{-9} C$$

$$qtotal_min_bot = 1.4 \times 10^{-8} C$$

$$qtotal_max_top = 1.092 \times 10^{-8} C$$

$$qtotal_max_bot = 2.6 \times 10^{-8} C$$

### Gate charge gate to drain and gate to source

$$Qgd\_top := 1.6nC$$

$$Qgd\_bol := 30\%$$

$$Qgs\_top := 2.6nC$$

$$Qgs\_bol := 30\%$$

$$Qgd\_min\_top = 1.12 \times 10^{-9} C$$

$$Qgs\_min\_top = 1.82 \times 10^{-9} C$$

Qgd max top = 
$$2.08 \times 10^{-9}$$
 C

$$Qgs_max_top = 3.38 \times 10^{-9} C$$



#### **MOSFET** tolerance

### **Qoss output charge**

$$Qoss\_bol := 30\%$$

$$Qoss\_top := 9.7nC$$

$$Qoss\_min\_top = 6.79 \times 10^{-9} C$$

$$Qoss\_bot := 28nC$$

$$Qoss\_min\_bot = 1.96 \times 10^{-8} C$$

$$Qoss_max_top = 1.261 \times 10^{-8} C$$

$$Qoss_max_bot = 3.64 \times 10^{-8} C$$

### Body drain diode forward voltage

Vbody := .8V

$$Vbody\_bol \coloneqq 25\%$$

 $Vbody\_temphot := 30\%$  At 125C

Vbody\_tempcold := 22.5% At -50C

 $Vbody_max = 1.3 V$ 

 $Vbody_min = 0.42 V$ 




Figure 25. Sync MOSFET Body Diode



### TPS40190 Controller dead time tolerance for body diode PWR calculation

 $Deadtime_HSoff_LSon := 50ns$ 

 $Deadtime\_LSoff\_HSon := 25ns$ 

 $DT_bol := 20\%$ 

Deadtime\_HSoff\_LSon\_min =  $4 \times 10^{-8}$  s

Deadtime\_LSoff\_HSon\_min =  $2 \times 10^{-8}$  s

Deadtime\_HSoff\_LSon\_max =  $6 \times 10^{-8}$  s

Deadtime\_LSoff\_HSon\_max =  $3 \times 10^{-8}$  s

### Power block delay time tolerance for body diode PWR calculation

 $Td\_FET\_bol := 30\%$ 

 $Turnon\_dly\_HS := 7ns$ 

 $Turnon\_dly\_LS \coloneqq 8ns$ 

 $Turnoff\_dly\_HS := 13ns$ 

 $Turnoff\_dly\_LS := 33ns$ 

Trise\_HS := 17ns

 $Trise\_LS := 10ns$ 

 $Tfall_HS := 2.3ns$ 

Tfall\_LS := 4.7ns

Turnon\_dly\_HSmin =  $4.9 \times 10^{-9}$  s

9 S Trise\_HSmin =  $1.19 \times 10^{-8}$  s

 $Turnoff\_dly\_HSmin = 9.1 \times 10^{-9} s$ 

Tfall\_HSmin =  $1.61 \times 10^{-9}$  s

Turnon\_dly\_HSmax =  $9.1 \times 10^{-9}$  s

 $Trise\_HSmax = 2.21 \times 10^{-8} s$ 

 $Turnoff\_dly\_HSmax = 1.69 \times 10^{-8} s \qquad \qquad Tfall\_HSmax = 2.99 \times 10^{-9} s$ 

Turnon\_dly\_LSmin =  $5.6 \times 10^{-9}$  s

Trise\_LSmin =  $7 \times 10^{-9}$  s

Turnoff\_dly\_LSmin =  $2.31 \times 10^{-8}$  s

Tfall\_LSmin =  $3.29 \times 10^{-9}$  s

Turnon\_dly\_LSmax =  $1.04 \times 10^{-8}$  s

Trise\_LSmax =  $1.3 \times 10^{-8}$  s

 $Turnoff\_dly\_LSmax = 4.29 \times 10^{-8} s$ 

Tfall\_LSmax =  $6.11 \times 10^{-9}$  s



### Worst case analysis MOSFET power dissipation example 1) First calculate conducted loss

### 2) Calculate top FET switching loss

$$Ig := 1A$$

$$Psw\_fet\_top := Vinmax \cdot fmax \cdot \left[ \frac{Ipfet\_top \cdot (Qgd\_max\_top + Qgs\_max\_top)}{Ig} + \frac{Qoss\_max\_top + Qoss\_max\_bot}{2} \right] \quad Psw\_fet\_top = 1.502\,W \quad \text{(Switching losses)}$$

 $Tsw := 18 \cdot ns$ 

$$Pd_{SW}_{FET} := 2 \cdot \left[ \frac{1}{T_{min}} \cdot \int_{0}^{T_{sw}} \left( V_{inmax} \cdot \frac{t}{T_{sw}} \right) \cdot \left[ I_{pfet\_top} \cdot \left( 1 - \frac{t}{T_{sw}} \right) \right] dt \right]$$

$$Pd_{SW}_{FET} = 1.517 \cdot W \text{ (Switching losses)}$$

$$Pd_{SW}_{FET} = 1.517 \cdot W \text{ (Switching losses)}$$

$$Pd_{SW}_{FET} = 1.517 \cdot W \text{ (Switching losses)}$$

Bottom FET has body diode voltage across it loss is in the body diode



# Worst case analysis MOSFET power dissipation example 3) calculate gate drive losses

	PARAMETER	TEST CONDITIONS	Q1 CC	NTROL	FET	Q2 :	SYNC F	ET	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONII
$R_G$	Series gate resistance			1.3	3		8.0	2	Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT	DRIVERS					
R <sub>HDHI</sub>	High-side driver pull-up resistance	$V_{BOOT}$ - $V_{SW}$ = 4.5 V, $I_{HDRV}$ = -100 mA		3	6	Ω
R <sub>HDLO</sub>	High-side driver pull-down resistance	$V_{BOOT}$ - $V_{SW}$ = 4.5 V, $I_{HDRV}$ = 100 mA		1.5	3	Ω
R <sub>LDHI</sub>	Low-side driver pull-up resistance	I <sub>LDRV</sub> = -100 mA		2.5	5	Ω
R <sub>LDLO</sub>	Low-side driver pull-down resistance	I <sub>LDRV</sub> = 100 mA		0.8	1.5	Ω

Vgate := 8V

$$Pg_dr_top := f \cdot qtotal_max_top \cdot Vgate$$

$$Pg_dr_top = 0.028 W$$

(Gate losses)

Act\_gate\_drive\_pwr\_top := 
$$\frac{1.3}{3}$$
 · Pg\_dr\_top

$$Act\_gate\_drive\_pwr\_top = 0.012\,W$$

$$Pg dr bot := f \cdot qtotal max bot \cdot Vgate$$


$$Pg dr bot = 0.068 W$$

(Gate losses)

Act\_gate\_drive\_pwr\_LS := 
$$\frac{.8}{2.5}$$
 ·Pg\_dr\_bot

$$Act_gate_drive_pwr_LS = 0.022 W$$

Worst case analysis MOSFET power dissipation example
3) Calculate body diode losses



Pbody diode max = 0.475 W

Tdelay1 + Tdelay2

Tmin

Pbody diode max := Vbody min·Iomax

TEXAS INSTRUMENTS

### Worst case analysis MOSFET power dissipation example

### 4) Add up all the top and bottom FET losses

```
(Total top FET losses Cond min)
Pfet_tot_top_min = 1.777 W
Pfet_tot_top_max := Pfet_cond_topmax + Psw_fet_top + Act_gate_drive_pwr_top
                                           (Total top FET losses max)
Pfet_tot_top_max = 2.584 W
Pfet tot bot min := Pfet cond botmin + Act gate drive pwr LS + Pbody diode max
                                         (Total bottom FET losses cond min)
```

Pfet tot bot max := Pfet cond botmax + Act gate drive pwr LS + Pbody diode max

Pfet\_tot\_top\_min := Pfet\_cond\_topmin + Psw\_fet\_top + Act\_gate\_drive\_pwr\_top


Pfet\_tot\_bot\_max =  $4.008 \,\mathrm{W}$ 

Pfet\_tot\_bot\_min = 1.359 W

(Total bottom FET losses max)



## Worst case analysis MOSFET



### Worst case analysis BJT transistor example

#### Problem statement


 My PS wont turn on at cold temperature

#### Possible causes

- Not enough start up voltage/current
- Enable circuit
- Not enough gate drive

#### Solution

WCA Enable circuit



TI Information - Selective Disclosure

### Worst case analysis BJT transistor example

#### **Procedure**

- Calculate base current
- Calculate collector current
- Calculate necessary Beta to maintain transistor in on state

#### **Resistor Variations**

$$tol\_res\_bol \coloneqq 1 \cdot \%$$

tol res eol := 
$$0.5 \cdot \%$$

$$tol_res_temp := 100 \cdot 10^{-6} \cdot delT$$

$$R101 := 10 \cdot K\Omega$$

$$R102 := 10 \cdot K\Omega$$

$$R103 := 40.2 \cdot K\Omega$$

$$R101min = 9.8 \times 10^3 \,\Omega$$

$$R102min = 9.8 \times 10^3 \Omega$$

$$R103min = 3.94 \times 10^4 \Omega$$


$$R101\text{max} = 1.02 \times 10^4 \Omega$$


$$R102max = 1.02 \times 10^4 \Omega$$
  $R103max = 4.1 \times 10^4 \Omega$ 


$$R103max = 4.1 \times 10^4 G$$

$$Ibmin := \frac{Vinmin2 - VD100max - Vbesatmax}{R102max}$$

$$ICmax := \frac{Vinmin2 - Vcesatmax}{R103min}$$







#### Voltage tolorances

$$Vinmax2 := 36V$$

Vbesatmin 
$$= .6V$$

$$Vbesatmax := 1.2V$$

$$Vcesatmax := .3V$$

$$VD100max = 12.6V$$

Ibmin = 
$$4.118 \times 10^{-4} \text{ A}$$

$$ICmax = 4.493 \times 10^{-4} A$$



### Worst case analysis BJT transistor example

#### **Electrical Characteristics** (@T<sub>A</sub> = +25°C, unless otherwise specified.)

	, ,		,		<u>'</u>			
Characteristic	Symbol	Min	Max	Unit	Test Condition			
ON CHARACTERISTICS (Note 10)								
DC Current Gain	h <sub>FE</sub>	35 50 75 100 40 50 35	300	_	$\begin{split} I_{C} &= 100 \mu A, V_{CE} = 10V \\ I_{C} &= 1.0 m A, V_{CE} = 10V \\ I_{C} &= 10 m A, V_{CE} = 10V \\ I_{C} &= 150 m A, V_{CE} = 10V \\ I_{C} &= 550 m A, V_{CE} = 10V \\ I_{C} &= 100 m A, V_{CE} = 10V, T_{A} = -55 ^{\circ} C \\ I_{C} &= 150 m A, V_{CE} = 1.0V \end{split}$			
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	_	0.3 1.0	V	I <sub>C</sub> = 150mA, I <sub>B</sub> = 15mA I <sub>C</sub> = 500mA, I <sub>B</sub> = 50mA			
Base-Emitter Saturation Voltage	VBE(SAT)	0.6	1.2 2.0	V	I <sub>C</sub> = 150mA, I <sub>B</sub> = 15mA I <sub>C</sub> = 500mA, I <sub>B</sub> = 50mA			

$$B := \frac{ICmax}{Ibmin} \qquad \qquad B = 1.091$$




Figure 1 Typical DC Current Gain vs. Collector Current

### **Summary**

- Analyze the circuit to determine potential issues in the design
- Decide what type of analysis needs to be performed EV, RSS, Monte Carlo
- Write an equation for the potential issues you found
- Determine the variables in each equation
- Determine the BOL, EOL, and temp tolerances for each variable from the manufactures DS or company APL
- Calculate the tolerances for each
- Calculate the behavioral equations using the variable tolerances to determine the worst case parameters for your design

### References

- Brian Lynch and Kurt Hesse, "Under the Hood of Low-Voltage DC/DC Converters," Texas Instruments Power Supply Design Seminar 2002, SEM1500, Topic 5, TI Literature number: SLUP206.
- Louis Diana, "Practical Magnetic Design: Inductors and Coupled Inductors," SEM-2000, Topic 5, 2012, SLUP304
- Robert Sheehan and Louis Diana, "Switch-Mode Power Converter Compensation Made Easy," Topic 3, SEM-2200, SLUP340.
- Lloyd H. Dixon, "Magnetics Design for Switching Power Supplies." Sections 1-7. TI literature Nos. SLUP123, SLUP124, SLUP125, SLUP126, SLUP127, SLUP128, and SLUP129.
- Lloyd H. Dixon, Control Loop Cookbook, SEM-1100 Unitrode Power Supply Design Seminar, 1996. Topic V, TI Literature No. SLUP113
- Laszlo Balogh, A design and Application Guide for High Speed Power MOSFET Gate Driver Circuits, SEM-1400,
   Unitrode Power Supply Design Seminar, 2001. Topic II, TI Literature No. SLUP169
- Brian King and Michael O'Loughlin, "Common Mistakes in Flyback Power Supply Design and How to Fix Them," SEM-2400, Topic 4, 2020, SLUP392



### ©2020 Texas Instruments Incorporated. All rights reserved.

The material is provided strictly "as-is" for informational purposes only and without any warranty.

Use of this material is subject to TI's **Terms of Use**, viewable at TI.com

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated