

# Digital System Design with FPGA Assignment 2 : 8 bit Radix 4 Booth Recoded Array Multiplier

Guhan Rajasekar, Mtech ESE , 22410 , guhanr@iisc.ac.in, DESE, IISc

## I INTRODUCTION

- This report is a summary of the design of 8 bit radix 4 booth recoded array multiplier.

## II RTL BLOCK




Figure 1: RTL Block of Booth Multiplier

## III RESOURCE UTILIZATION

Name	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	Bonded IOB (106)	BUFGCTRL (32)
booth_multiplier	70	33	24	70	35	1

Figure 2: Resource Utilization of Booth Multiplier

## IV FUNCTIONAL SIMULATION




Figure 3: Functional Simulation of Booth Multiplier

- The above waveform shows the simulation results that were obtained before implementation.

## V POST ROUTE TIMING SIMULATION




Figure 4: Post Route Timing Simulation of Booth Multiplier

- The above waveform shows the simulation results that were obtained after implementation.

## VI TIMING REPORT

Design Timing Summary			
Setup	Hold	Pulse Width	
Worst Negative Slack (WNS): 0.048 ns	Worst Hold Slack (WHS): 0.070 ns	Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	
Total Number of Endpoints: 83	Total Number of Endpoints: 83	Total Number of Endpoints: 34	
All user specified timing constraints are met.			

Figure 5: Timing Report Of Booth Multiplier

- The above picture shows the timing report that was obtained post implementation.
- Here since no slack is negative, we see that all the timing constraints have been met.
- Least Time period that can be used for operation is given by:

$$T = \text{Original time period} - \text{Worst Negative Setup Slack} = 10 \text{ ns} - 0.048 \text{ ns} = 9.952 \text{ ns}. \quad (1)$$

- Max operating frequency is given by:

$$f_{max} = \frac{1}{T} = \frac{1}{9.952 \text{ ns}} = 100.482 \text{ Mhz} \quad (2)$$

## VII DESIGN OF BOOTH MULTIPLIER




Figure 6: Booth Multiplier Block Diagram

- Here the inputs are wires that are continuously driven by the input data `x` and `y`.
- Signal from these wires are loaded in registers `x_reg` and `y_reg` at the positive edge of clock.
- Then inside the partial product generator, we first construct 10 bit partial products for which sign extension and zero padding is done later on.
- The reason for choosing 10 bits is to reliably produce  $2x$  and  $-2x$  when multiplicand **-128**.
- The module **genPP** present in the code is used to generate 10 bit partial products. This module is instantiated 4 times to generate 4 partial products.
- Once the 10 bit partial products are generated, we then perform sign extension at MSB and zero padding at LSB as required to create 16 bit partial products.
- Once the 16 bit partial products are created, we add them using the `+` operator, which implements a **Carry Propagate Adder** in verilog.
- Final result is loaded in an output register at the positive edge of clock.