Second Lab Assignment: System Modeling and Profiling

STUDENTS IDENTIFICATION:

Number:	Name:
106059	Lara Alexandra Gomes de Faria
106422	Leomor Numes da Miranda Gomçalves Francisco
106171	Guilherme Vaz Rocha

2 Exercise

Please justify all your answers with values from the experiments. Style = 40%6

1. What is the cache capacity of the computer you used (please write the workstation name)?

	Array Size	8 K	16 K	32 K	64 K	128 K	256 K
(ms)	t2-t1	1. 36	3.67	7. 13	63.06	llo .03	224,43
	# accesses a[i]	16 38 4 00	32 768∞	655 3600	13107200	262 14400	524 2 88 00
(em)	# mean access time	6.83	1.12	1.09	4.81	4.19	4.29

A capacidade da cache do PC Usado (lab6p1) é 32 K porque é motável a subida do meam access time de 32 K para 64 K. Isto significa que a partir da capacidade 64 K, a miss rate aumenta.

Consider the data presented in Figure 1. Answer the following questions (2, 3, 4) about the machine used to generate that data.

2. What is the cache capacity?

A capacidade da cache do PC representado é 64 K. Nos quáticas ha uma diferença visivel entre as eurvas que representam os arrays de temanho 64 K en abaixo e aqueles que representam arrays de tomanho superior a 64 K, esta chegando e mantendo-se em volares muito superiores de tompo, o que significa que a poetir da capacidade 64 K, a miss rate aumenta.

3. What is the size of each cache block?

O tarmamho de cada bloco \acute{e} 16B visto que as limbas do grafico estableigam-se a partir desse stride

4. What is the L1 cache miss penalty time?

lodemas assumir que o miles rate pera array sizes acima de 64 KB aproxima-se o suficiente de 1007. para simplemente assumir-mas 1007. Entrão é dado por 9 xx - 3 xx = 600 ns.

3 Procedure

3.1.1 Modeling the L1 Data Cache

a) What are the processor events that will be analyzed during its execution? Explain their meaning.


Os eventos do processavor analisados são esta cache misses. Acontece grando a limbre da cache esta indexade pelo emdereço apresente o valid bit desligado (d) ou a Tag presente me limbre mão é a mesma que está no emdereço. É mecessário copiar a mos bloco para a cache a partir de míreis inferiores de memoria (exemplo: El cache ou DRAM).

b) Plot the variation of the average number of misses (*Avg Misses*) with the stride size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).

Note that, you may fill these tables and graphics (as well as the following ones in this report) on your computer and submit the printed version.

Array Size	Stride	Avg Misses	Avg Cycl Time
	1	FOS 000.0	6.002702
	2	0.006138	0.002799
	4	0.000073	6.002776
	8	0.000062	0.002724
	16	0.000082	0.002776
	32	0.000075	0.00 2771
8kBytes	64	0.0000.0	0.062249
	128	0.00038	0.002057
	256	0.000021	0.001998
	512	0.000015	0.001986
	1024	0.000010	6.001944
	2048	0.000010	0.002017
	4096	0.000013	0.002079
	1	0.000 251	0.002246
	2	0.000209	0.002242
	4	0.000 267	0. 002232
	8	0.000246	0.002168
	16	0.000242	0.002229
	32	0.000254	0.002235
16kBytes	64	0.000181	0.002729
	128	0.000 091	0.002184
	256	0-000058	0.002661
	512	0.000047	0.001997
	1024	0.000018	0.001985
	2048	0.000009	0.002081
	4096	0.000010	0.002173
	8192	0.000004	0.002078

Array Size	Stride	Avg Misses	Avg Cycl Time
J J	1	0.00 2058	0.002220
	2	0.00 \$100	0 . 00 2209
	4	0.003 000	0.002218
	8	0.005023	0.00 2178
	16	0.00 2166	0.002166
	32	0.00 8907	0.00 220 3
32kBytes	64	0.0 12416	0.002227
	128	0.0 11285	0.002197
	256	0.024 541	0.002187
	512	0.0 8 0 361	0 . 00 2060
	1024	0.09 3239	0.60 2018
	2048	0.000 025	0.002045
	4096	0.000016	0.002188
	8192	0.000018	0.002217
	16384	0.000 010	0.00 2093
	1	0.0 15650	0.001979
	2	0.0 3 1 284	0.00 1894
	4	0.06 2606	0.002139
	8	0. 125308	0.00 2233
	16	0.250528	0.002280
	32	0.500634	0.00 2255
64kBytes	64	0.999266	0.001858
	128	1.023 906	0.001876
	256	1. 013866	0.00 1902
	512	1.043774	0.00 1940
	1024	0.997378	0.001905
	2048	1.002578	0.002189
	4096	1.699602	0.007282
	8192	€ 0€ 000.0	0.002245
	16384	0.000 011	0.002175
	32768	0.000005	0.002108



Note: Devenss estudar o tamantho de array superior à cache de forme a que a array mêt ceriba

ma cache e como comsequência provoca que o Mª de aug-misses suba e æssiPape A. pode-os estudar os limites da cache.

- c) By analyzing the obtained results:
 - Determine the **size** of the L1 data cache. Justify your answer.

A capacidade da cache do PC representado e 32K.

Nos gráficas ha uma diferença visível

entre as eurvas que representam os arrays de temanho

32 Kou abaixo e aqueles que representam arraye de

tomanho superior a 32 K, esta chegando e mantendo-se em

valares muito superiores de tempo, o que


sigmifica que a partir da capacidade 32K, a miss rate aumenta.

• Determine the **block size** adopted in this cache. Justify your answer.

O tormanho de cada bloco é 64B visto que as limhas do gráfico estabilizam-se a partir desse stride, o que significa que o strick é maior ou iguel do que o tamanhe do bloco provocando u- maior mê de arganisses. Esquo o tamanho do bloco é o lê strick onde o me de arganisses estabiliza (os acesos provacemis) de forma comsistente).

• Characterize the **associativity set size** adopted in this cache. Justify your answer.

Com endesegamento as byte o offset occipera 6 bits. Took om conta que o aselhe size é 32 kB e o block-size é 64B o nº de blocos é 29, ou seja huma aselhe direct mappel o nº de bi-s de index é 9. lara strides maiores apre o block size em que o aug. nisses à igual a 0, podemos afirmor que as endeseções acedidos estão no mesmo set, lago (no endeseço) o index é o mesmo.




3.1.2 Modeling the L2 Cache

a) Describe and justify the changes introduced in this program.

b) Plot the variation of the average number of misses (*Avg Misses*) with the stride size, for each considered dimension of the L2 cache.

Average Misses vs Stride for Different Cache Sizes



- c) By analyzing the obtained results:
 - Determine the size of the L2 cache. Justify your answer.

A capacidade da cache do PC representado é 256 K.

Nos gráficas ha uma diferença visirel

entre as curvas que representam os arrays de temanho

estre as euroses que representam arrays de

tamanho superior a 256 K, esta chegando e mantendo-se


em valares muito superiores de tempo, o que

sigmifica que a partir da capacidade 256 K a miss rate aumenta.

• Determine the **block size** adopted in this cache. Justify your answer.

O tamanho de cada bloco é 256 B visto que as limbas do gráfico estabilizam-se a partir desse stride, o que significa que o othick é maior ou iguel do que o tamanhe do bloco provocando u- maior mê de arganisses. Coso o tamanho do bloco é o lê strick ande o me de arganisses estabiliza (os acessos provocamis) de forma comsistente.

• Characterize the associativity set size adopted in this cache. Justify your answer.



3.2 Profiling and Optimizing Data Cache Accesses

3.2.1 Straightforward implementation

a) What is the total amount of memory that is required to accommodate each of these matrices?

b) Fill the following table with the obtained data.

Total number of L1 data cache misses	135, 127217	$\times 10^6$
Total number of load / store instructions completed	402.654058	$\times 10^6$
Total number of clock cycles	645.520367	$\times 10^6$
Elapsed time	0.215174	seconds

c) Evaluate the resulting L1 data cache *Hit-Rate*:

3.2.2 First Optimization: Matrix transpose before multiplication [2]

a) Fill the following table with the obtained data.

Total number of L1 data cache misses	4.218790	$\times 10^{6}$
Total number of load / store instructions completed	402.654022	$\times 10^6$
Total number of clock cycles	548.80GG11	$\times 10^6$
Elapsed time	0.182935	seconds


b) Evaluate the resulting L1 data cache *Hit-Rate*:

c) Fill the following table with the obtained data.

Total number of L1 data cache misses	4.482823	$\times 10^6$
Total number of load / store instructions completed	402.916293	$\times 10^6$
Total number of clock cycles	550 - 62 415 3	$\times 10^6$
Elapsed time	0.183542	seconds

Comment on the obtained results when including the matrix transposition in the execution time:

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedups.



3.2.3 Second Optimization: Blocked (tiled) matrix multiply [2]

a) How many matrix elements can be accommodated in each cache line?

$$\frac{black - size}{tam cada elemento} = \frac{64}{2} = 32 elementos$$

b) Fill the following table with the obtained data.

Total number of L1 data cache misses	2.601769	$\times 10^6$
Total number of load / store instructions completed	403. 3174 87	$\times 10^6$
Total number of clock cycles	222.831276	$\times 10^6$
Elapsed time	0.074278	seconds

c) Evaluate the resulting L1 data cache *Hit-Rate*:

Hit Rate =
$$\frac{403.317487 - 2.601769}{403.317487} = 0.993549$$

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedup.

e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates (ΔHitRate) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations;)

AHitRate = HitRate_{mm3L1} - HitRate_{mm2L1} 0.993549 - 0.996671 = -0.003122

Speedup(#Clocks) = #Clocks_{mm2}/#Clocks_{mm3}: 548.806611/222.831276= 2,16287963

Comment: Apreer de δ Hit late er negativa airca poduros observar um speedup considrável, uma vez que apresa de o programa mm 3 apresentar uma hitrote ligairamente nuenos, a percentagem de acessos de L2 que resultavan no miso é bastante interior à percentagen de acessos à L2 que resultam num miso no programa mm 2. Devido a isto a miso penalty liminui, reduzindo o tempo de acessos à nuemória no programa mm 3, que é infacior ao de mm 2, explicando o spredup obstido

3.2.3 Comparing results against the CPU specifications

Now that you have characterized the cache on your lab computer, you are going to compare it against the manufacturer's specification. For this you can check the device's datasheet, or make use of the command lscpu. Comment the results.

De aesto como comando: L1 em 32 KB de coehe site L2: 256 KB de outre size.
Toto ostá correto de accordo com es nossos caleulos
(pra aada corre)

A PAPI - Performance Application Programming Interface

The PAPI project [1] specifies a standard Application Programming Interface (API) for accessing hardware performance counters available in most modern microprocessors. These counters exist as a small set of registers that count *Events*, defined as occurrences of specific signals related to the processor's function (such as cache misses and floating point operations), while the program executes on the processor. Monitoring these events may have a variety of uses in the performance analysis and tuning of an application, since it facilitates the correlation between the source/object code structure and the efficiency of the actual mapping of such code to the underlying architecture. Besides performance analysis, and hand tuning, this information may also be used in compiler optimization, debugging, benchmarking, monitoring and performance modeling.

PAPI has been implemented on a number of different platforms, including: Alpha; MIPS R10K and R12K; AMD Athlon and Opteron; Intel Pentium II, Pentium III, Pentium M, Pentium IV, Itanium 1 and Itanium 2; IBM Power 3, 4 and 5; Cell; Sun UltraSparc I, II and II, etc.

Although each processor has a number of events that are native to that specific architecture, PAPI provides a software abstraction of these architecture-dependent *Native Events* into a collection of *Preset Events*, also known as *predefined events*, that define a common set of events deemed relevant and useful for application performance tuning. These events are typically found in many CPUs that provide performance counters. They give access to the memory hierarchy, cache coherence protocol events, cycle and instruction counts, functional unit, and pipeline status. Hence, preset events may be regarded as mappings from symbolic names (PAPI preset name) to machine specific definitions (native countable events) for a particular hardware resource. For example, Total Cycles (in user mode) is mapped into PAPI_TOT_CYC. Some presets are derived from the underlying hardware metrics. For example, Total L1 Cache Misses (PAPI_L1_TCM) is the sum of L1 Data Misses and L1 Instruction Misses on a given platform. The list of preset and native events that are available on a specific platform can be obtained by running the commands papi_avail and papi_native_avail, both provided by the papi source distribution.

Besides the standard set of events for application performance tuning, the PAPI specification also includes both a high-level and a low-level sets of routines for accessing the counters. The high level interface consists of eight functions that make it easy to get started with PAPI, by simply providing the ability to start, stop, and read sets of events. This interface is intended for the acquisition of simple but accurate measurement by application engineers [3, 4]:

- PAPI_num_counters get the number of hardware counters available on the system;
- PAPI_flops simplified call to get Mflops/s (floating point operation rate), real and processor time;
- PAPI_ipc gets instructions per cycle, real and processor time;
- PAPI accum counters add current counts to array and reset counters;
- PAPI_read_counters copy current counts to array and reset counters;
- PAPI_start_counters start counting hardware events;
- PAPI_stop_counters stop counters and return current counts.

The following is a simple code example of using the high-level API [3, 4]:

```
#include <papi.h>
#define NUM_FLOPS 10000
#define NUM_EVENTS 1
int main(){
 int Events[NUM_EVENTS] = {PAPI_TOT_INS};
 long_long values[NUM_EVENTS];
 /* Start counting events */
 if (PAPI_start_counters(Events, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
 do_some_work();
  /* Read the counters */
 if (PAPI_read_counters(values, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
 printf("After reading the counters: %lld\n", values[0]);
 do_some_work();
  /* Add the counters */
 if (PAPI_accum_counters(values, NUM_EVENTS) != PAPI_OK)
   handle error(1):
 printf("After adding the counters: %lld\n", values[0]);
 do_some_work();
  /* Stop counting events */
 if (PAPI_stop_counters(values, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
 printf("After stopping the counters: {ld\n}, values[0]);
```

Possible output:

```
After reading the counters: 441027
After adding the counters: 891959
After stopping the counters: 443994
```

The fully programmable low-level interface provides more sophisticated options for controlling the counters, such as setting thresholds for interrupt on overflow, as well as access to all native counting modes and events. Such interface is intended for third-party tool writers or users with more sophisticated needs.

The PAPI specification also provides access to the most accurate timers available on the platform in use. These timers can be used to obtain both real and virtual time on each supported platform: the real time clock runs all the time (e.g., a wall clock), while the virtual time clock runs only when the processor is running in user mode.

In the following code example, PAPI_get_real_cyc() and PAPI_get_real_usec() are used to obtain the real time it takes to create an event set in clock cycles and in microseconds, respectively [3, 4]:

```
#include <papi.h>
int main(){
  long long start_cycles, end_cycles, start_usec, end_usec;
  int EventSet = PAPI_NULL;
  if (PAPI_library_init(PAPI_VER_CURRENT) != PAPI_VER_CURRENT)
  /*Create an EventSet */
  if (PAPI_create_eventset(&EventSet) != PAPI_OK)
    exit(1);
  /\star Gets the starting time in clock cycles \star/
  start_cycles = PAPI_get_real_cyc();
  /\star Gets the starting time in microseconds \star/
  start_usec = PAPI_get_real_usec();
  do_some_work();
  /\star Gets the ending time in clock cycles \star/
  end_cycles = PAPI_get_real_cyc();
  /\star Gets the ending time in microseconds \star/
  end_usec = PAPI_get_real_usec();
  printf("Wall clock cycles: %lld\n", end_cycles - start_cycles);
prinf("Wall clock time in microseconds: %lld\n", end_usec - start_usec);
```

Possible output:

```
Wall clock cycles: 100173
Wall clock time in microseconds: 136
```