# 1. Description


## 1.1. Project

Project Name	TFT
Board Name	TFT
Generated with:	STM32CubeMX 4.24.0
Date	03/14/2018

### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F429ZITx
MCU Package	LQFP144
MCU Pin number	144

## 2. Pinout Configuration



# 3. Pins Configuration


Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
6	VBAT	Power		
10	PF0	I/O	FMC_A0	
11	PF1	I/O	FMC_A1	
12	PF2	I/O	FMC_A2	
13	PF3	I/O	FMC_A3	
14	PF4	I/O	FMC_A4	
15	PF5	I/O	FMC_A5	
16	VSS	Power		
17	VDD	Power		
19	PF7	I/O	SPI5_SCK	
20	PF8	I/O	SPI5_MISO	
21	PF9	I/O	SPI5_MOSI	
22	PF10	I/O	LTDC_DE	
23	PH0/OSC_IN	I/O	RCC_OSC_IN	
24	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
26	PC0	I/O	FMC_SDNWE	
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
37	PA3	I/O	LTDC_B5	
38	VSS	Power		
39	VDD	Power		
40	PA4	I/O	LTDC_VSYNC	
42	PA6	I/O	LTDC_G2	
46	PB0	I/O	LTDC_R3	
47	PB1	I/O	LTDC_R6	
49	PF11	I/O	FMC_SDNRAS	
50	PF12	I/O	FMC_A6	
51	VSS	Power		
52	VDD	Power		
53	PF13	I/O	FMC_A7	
54	PF14	I/O	 FMC_A8	
55	PF15	I/O	FMC_A9	
56	PG0	I/O	FMC_A10	

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)		1 3.761.617(0)	
57	PG1	I/O	FMC_A11	
58	PE7	1/0	FMC_D4	
59	PE8	1/0	FMC_D5	
60	PE9	1/0	FMC_D6	
61	VSS	Power	FINIC_D0	
62	VDD	Power		
63	PE10	I/O	FMC_D7	
64	PE11	1/0	FMC_D8	
65	PE12	1/0	FMC_D9	
66	PE13	1/0	FMC_D10	
67	PE14	1/0	FMC_D11	
68	PE15	1/0	FMC_D12	
69	PB10	1/0	LTDC_G4	
70	PB11	I/O	LTDC_G5	
71	VCAP_1	Power	L1D0_03	
72	VDD	Power		
77	PD8	I/O	FMC_D13	
78	PD9	1/0	FMC_D14	
79	PD10	1/0	FMC_D15	
83	VSS	Power	FIVIC_D13	
84	VDD	Power		
85	PD14	I/O	FMC_D0	
86	PD15	1/0	FMC_D1	
87	PG2	1/0	FMC_A12	
89	PG2	1/0	FMC_BA0	
	PG5	1/0	FMC_BA1	
90	PG6	1/0	LTDC_R7	
92	PG7	1/0	LTDC_CLK	
	PG8			
93	VSS	I/O	FMC_SDCLK	
94 95	VSS	Power Power		
			LTDC LICYNC	
96	PC6	1/0	LTDC_HSYNC	
97	PC7	1/0	LTDC_G6	
99	PC9	1/0	12C3_SDA	
100	PA8	1/0	I2C3_SCL	
103	PA11	1/0	LTDC_R4	
104	PA12	1/0	LTDC_R5	
105	PA13	I/O	SYS_JTMS-SWDIO	
106	VCAP_2	Power		

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
107	VSS	Power		
108	VDD	Power		
109	PA14	I/O	SYS_JTCK-SWCLK	
111	PC10	I/O	LTDC_R2	
114	PD0	I/O	FMC_D2	
115	PD1	I/O	FMC_D3	
117	PD3	I/O	LTDC_G7	
120	VSS	Power		
121	VDD	Power		
122	PD6	I/O	LTDC_B2	
125	PG10	I/O	LTDC_G3	
126	PG11	I/O	LTDC_B3	
127	PG12	I/O	LTDC_B4	
128	PG13 *	I/O	GPIO_Output	
130	VSS	Power		
131	VDD	Power		
132	PG15	I/O	FMC_SDNCAS	
135	PB5	I/O	FMC_SDCKE1	
136	PB6	I/O	FMC_SDNE1	
138	воото	Boot		
139	PB8	I/O	LTDC_B6	
140	PB9	I/O	LTDC_B7	
141	PE0	I/O	FMC_NBL0	
142	PE1	I/O	FMC_NBL1	
143	PDR_ON	Reset		
144	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

#### 5.1. DMA2D

mode: Activated

#### 5.1.1. Parameter Settings:

#### **Basic Parameters:**

Transfer Mode Memory to Memory
Color Mode RGB565 \*

Output Offset 0

#### Foreground layer Configuration:

DMA2D Input Color Mode RGB565

DMA2D ALPHA MODE No modification of the alpha channel value

Input Alpha 0
Input Offset 0

#### 5.2. FMC

#### SDRAM 1

Clock and chip enable: SDCKE1+SDNE1

Internal bank number: 4 banks

Address: 13 bits Data: 16 bits Byte enable: set

#### 5.2.1. SDRAM 1:

#### **SDRAM** control:

Bank SDRAM bank 2

Number of column address bits 8 bits
Number of row address bits 13 bits

CAS latency 1 memory clock cycle

Write protection Disabled
SDRAM common clock Disabled
SDRAM common burst read Disabled

SDRAM common read pipe delay 0 HCLK clock cycle

#### SDRAM timing in memory clock cycles:

Load mode register to active delay	16
Exit self-refresh delay	16
Self-refresh time	16
SDRAM common row cycle delay	16
Write recovery time	16
SDRAM common row precharge delay	16
Row to column delay	16

#### 5.3. I2C3

12C: 12C

### 5.3.1. Parameter Settings:

#### **Master Features:**

I2C Speed Mode Standard Mode
I2C Clock Speed (Hz) 100000

**Slave Features:** 

Clock No Stretch Mode Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0
General Call address detection Disabled

#### 5.4. LTDC

Display Type: RGB666 (18 bits)

### 5.4.1. Parameter Settings:

#### Synchronization for Width:

Horizontal Synchronization Width 8
Horizontal Back Porch 7
Active Width 320 \*
Horizontal Front Porch 6
HSync Width 7
Accumulated Horizontal Back Porch Width 14
Accumulated Active Width 334

Total Width 340 Synchronization for Height: Vertical Synchronization Height 4 Vertical Back Porch 2 Active Height 240 \* Vertical Front Porch 2 VSync Height 3 5 Accumulated Vertical Back Porch Height Accumulated Active Height 245 Total Height 247 **Signal Polarity:** Horizontal Synchronization Polarity Active Low Vertical Synchronization Polarity Active Low Not Data Enable Polarity Active Low Pixel Clock Polarity Normal Input **BackGround Color:** Red 0 0 Green Blue 0 5.4.2. Layer Settings: **BackGround Color:** Layer 0 - Blue 0 Layer 0 - Green 0 Layer 0 - Red 0 Layer 1 - Blue 0 Layer 1 - Green 0 Layer 1 - Red 0 **Number of Layers:** Number of Layers 2 layers **Windows Position:** Layer 0 - Window Horizontal Start 0 Layer 0 - Window Horizontal Stop 0 Layer 0 - Window Vertical Start 0 Layer 0 - Window Vertical Stop Layer 1 - Window Horizontal Start 0 Layer 1 - Window Horizontal Stop 0 Layer 1 - Window Vertical Start 0 Layer 1 - Window Vertical Stop 0

**Pixel Parameters:** 

Layer 0 - Pixel Format	ARGB8888
Layer 1 - Pixel Format	ARGB8888

#### Blending:

Layer 0 - Alpha constant for blending 0 Layer 0 - Default Alpha value 0

Layer 0 - Blending Factor1 Alpha constant Layer 0 - Blending Factor2 Alpha constant

Layer 1 - Alpha constant for blending Layer 1 - Default Alpha value

Layer 1 - Blending Factor1 Alpha constant Layer 1 - Blending Factor2 Alpha constant

#### Frame Buffer:

Layer 0 - Color Frame Buffer Start Adress 0 Layer 0 - Color Frame Buffer Line Length (Image 0 Width) Layer 0 - Color Frame Buffer Number of Lines (Image 0

Height)

Layer 1 - Color Frame Buffer Start Adress

Layer 1 - Color Frame Buffer Line Length (Image Width)

Layer 1 - Color Frame Buffer Number of Lines (Image 0

Height)

#### 5.5. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

0

0

#### 5.5.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3 Instruction Cache Enabled Prefetch Buffer Enabled Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

#### **RCC Parameters:**

**HSI** Calibration Value 16 **TIM Prescaler Selection** Disabled HSE Startup Timout Value (ms) 100 LSE Startup Timout Value (ms) 5000

#### **Power Parameters:**

Power Regulatror Voltage Scale

Power Regulator Voltage Scale 1

Power Over Drive

Disabled

#### 5.6. SPI5

**Mode: Full-Duplex Master** 

### 5.6.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

#### **Clock Parameters:**

Prescaler (for Baud Rate)

Baud Rate 42.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

#### **Advanced Parameters:**

CRC Calculation Disabled
NSS Signal Type Software

### 5.7. SYS

**Debug: Serial Wire** 

Timebase Source: SysTick

<sup>\*</sup> User modified value

# 6. System Configuration

## 6.1. GPIO configuration

PF	F0 FMC_A0 F1 FMC_A1 F2 FMC_A2	Alternate Function Push Pull Alternate Function Push Pull	down  No pull-up and no pull-down	Speed	
Pf	F1 FMC_A1		No pull-up and no pull-down	177	
		Alternate Function Buch Bull		Very High	
PI	F2 FMC A2	Alternate Function Fusir Full	No pull-up and no pull-down	Very High	
		Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PF	F3 FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PI	F4 FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PF	F5 FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PC	C0 FMC_SDNW	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PF	F11 FMC_SDNR	AS Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PF	F12 FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PF	F13 FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PF	F14 FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PF	F15 FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PC	G0 FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PC	G1 FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E7 FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E8 FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E9 FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E10 FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E11 FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E12 FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E13 FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E14 FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PE	E15 FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
P[	D8 FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
P[	D9 FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PD	D10 FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PD	D14 FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PD	D15 FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	G2 FMC_A12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PC	G4 FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PC	G5 FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PC	G8 FMC_SDCL		No pull-up and no pull-down	Very High	
P	D0 FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
PI	D1 FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB5	FMC_SDCKE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB6	FMC_SDNE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
I2C3	PC9	I2C3_SDA	Alternate Function Open Drain	Pull-up	Very High	
	PA8	I2C3_SCL	Alternate Function Open Drain	Pull-up	Very High	
LTDC	PF10	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA4	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA6	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB0	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB1	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB10	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB11	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG7	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC6	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA11	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA12	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC10	LTDC_R2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD3	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD6	LTDC_B2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG10	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG11	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG12	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB8	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB9	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
					*	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
GPIO	PG13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

## 6.2. DMA configuration

nothing configured in DMA service

## 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt		unused	
FMC global interrupt		unused	
I2C3 event interrupt		unused	
I2C3 error interrupt		unused	
FPU global interrupt		unused	
SPI5 global interrupt		unused	
LTDC global interrupt		unused	
LTDC global error interrupt		unused	
DMA2D global interrupt		unused	

<sup>\*</sup> User modified value

# 7. Power Consumption Calculator report

#### 7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
MCU	STM32F429ZITx
Datasheet	024030_Rev9

#### 7.2. Parameter Selection

Temperature	25
Vdd	null

# 8. Software Project

## 8.1. Project Settings

Name	Value
Project Name	TFT
Project Folder	D:\trabperi\TFT
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.19.0

## 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 9. Software Pack Report