Table 6.2 Verilog operators.

| Operator type | Operator symbols | Operation performed | Number of operands |
|---------------|--------------------------------|--------------------------|--------------------|
| Bitwise | ~ | 1's complement | 1 |
| | & | Bitwise AND | 2 |
| | | Bitwise OR | 2 |
| | ^ | Bitwise XOR | 2 |
| | $\sim \wedge$ or $\wedge \sim$ | Bitwise XNOR | 2 |
| Logical | ! | NOT | 1 |
| | && | AND | 2 |
| | | OR | 2 |
| Reduction | & | Reduction AND | 1 |
| | ~& | Reduction NAND | 1 |
| | | Reduction OR | 1 |
| | ~ | Reduction NOR | 1 |
| | ٨ | Reduction XOR | 1 |
| | $\sim \land$ or $\land \sim$ | Reduction XNOR | 1 |
| Arithmetic | + | Addition | 2 |
| | _ | Subtraction | 2 |
| | - | 2's complement | 1 |
| | * | Multiplication | 2 |
| | 1 | Division | 2 |
| Relational | > | Greater than | 2 |
| | < | Less than | 2 |
| | >= | Greater than or equal to | 2 |
| | <= | Less than or equal to | 2 |
| Equality | == | Logical equality | 2 |
| | != | Logical inequality | 2 |
| Shift | >> | Right shift | 2 |
| | << | Left shift | 2 |
| Concatenation | {,} | Concatenation | Any number |
| Replication | {{}} | Replication | Any number |
| Conditional | ?: | Conditional | 3 |