


(c) Timing diagram



(d) Graphical symbol

Gated SR latch. Figure 5.5