

A decomposed implementation of the full-adder circuit. Figure 3.4