



Figure 5.18 Parallel-access shift register.