

Figure 6.8 Final implementation of the sequential circuit.