Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
											1
<i>z</i> :	0	0	0	0	1	0	0	1	1	0	0

Figure 6.22 Sequences of input and output signals.