Clock cycle: w:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0

Figure 6.2 Sequences of input and output signals.