



(b) Timing diagram

Figure 5.10 Comparison of level-sensitive and edge-triggered D storage elements.