



Figure 2.27 Using NAND gates to implement a sum-of-products.