

**Figure 5.21** A four-bit synchronous up-counter.