



Figure 7.19 Parallel-access shift register.