

Figure 5.6 Gated SR latch with NAND gates.