

Figure 2.36 The logic circuit for a multiplexer.