


(a) Circuit



(b) Graphical symbol

**Figure 7.14** Positive-edge-triggered D flip-flop with *Clear* and *Preset*.