



**Figure 7.40**      Circuit defined in Figure 7.39.