

 t_0 t_1 t_2 t_3 t_4 t_5 t_6 t_7 t_8 t_9 t_{10}

Figure 6.9 Timing diagram for the circuit in Figure 6.8.