

(c) Logic circuit

 $y_3$ 

Figure 4.13 A 2-to-4 decoder.