



Figure 7.22 A four-bit synchronous up-counter.