D2972, MARCH 1987-REVISED DECEMBER 1987


- Mask-Programmed Version of 20-Pin PAL® Family
- Virtually Zero Standby Power
- 35-ns Maximum Propagation Delay
- HC, HCT, and TTL Compatible
- Choice of 20-Pin DIP, 20-Pin SO (Small Outline) or 20-Pin PLCC Packages
- Low-Power Replacement for 20-Pin 'A' PAL® Devices
- Dependable Texas Instruments Quality and Reliability

DEVICE	INPUTS	3-STATE REGISTERED OUTPUTS		I/O PORTS
'HAL16L8	10	2	0	6
'HAL16R4	8	o	4 (3-state)	4
'HAL16R6	8	o	6 (3-state)	2
'HAL16R8	8	o	8 (3-state)	0


description

These high-speed CMOS Hard Array Logic (HAL®) circuits are mask-programmed versions of the 20-pin PAL® devices. They provide reliable, high-speed, low-power substitutes for conventional TTL and HCT logic. They are also compatible with HC logic over VCC range of 4.5 volts to 5.5 volts.

TICHAL16L8
C SUFFIX . . . DW OR N PACKAGE
(TOP VIEW)



TICHAL16L8
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



0,000

This family of CMOS HAL® circuits provide the flexibility of using integrated circuits with virtually zero standby power and lower operating power than those currently achieved by bipolar PALs. Prototyping can be done using standard PAL® devices before converting to CMOS HAL® circuits for production.

The TICHAL16' circuits have internal electrostatic discharge (ESD) protection circuits and have been classified with a 2000-volt ESD rating tested under MIL-STD-883B, Method 3015.1. However, care should be exercised in handling these devices as exposure to ESD may result in a degradation of the device parametric performance.

The C suffix designates commercial-temperature circuits that are characterized for operation from $0\,^{\circ}\text{C}$ to $75\,^{\circ}\text{C}$.

PAL and HAL are registered trademarks of Monolithic Memories Inc.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard werranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1987, Texas Instruments Incorporated

TICHAL16R4	TICHAL16R4
C SUFFIX DW OR N PACKAGE	C SUFFIX FN PACKAGE
(TOP VIEW)	(TOP VIEW)
CLK 1 20 VCC 2 19 1/0 3 18 1/0 4 17 0 5 16 0 6 15 0 7 14 0 8 13 1/0 9 12 1/0 GND 10 11 OE	3 2 1 20 19 1 14 18 1/0 1 15 17 0 1 16 16 0 1 17 15 0 1 18 10 11 12 13 1 19 10 11 12 13 1 10 10 10 10 10 10 10 10 10 10 10 10 10
TICHAL16R6	TICHAL16R6
C SUFFIX DW OR N PACKAGE	C SUFFIX FN PACKAGE
(TOP VIEW)	(TOP VIEW)
CLK 1 20 VCC 2 19 I/O 3 18 0 4 17 0 5 16 0 6 15 0 7 14 0 8 13 0 9 12 I/O GND 10 11 OE	3 2 1 20 19 1) 4 18 0 1) 5 17 0 1) 6 16 0 1) 7 15 0 1) 8 14 0 9 10 11 12 13 - QNS
TICHAL16R8	TICHAL16R8
C SUFFIX DW OR N PACKAGE	C SUFFIX FN PACKAGE
(TOP VIEW)	(TOP VIEW)
CLK 1 20 VCC 1 2 19 0 1 3 18 0 1 4 17 0 1 5 16 0 1 6 15 0 1 7 14 0 1 8 13 0 1 9 12 0 GND 10 11 0E	3 2 1 20 19 1

functional block diagrams (positive logic)




TICHAL16R4






TICHAL16R6



TICHAL16R8




2-232




This Material Copyrighted By Its Respective Manufacturer


N Data Sheets



TEXAS INSTRUMENTS
POST OFFICE BOX 655012 - DALLAS TEXAS 75265







TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Data Sheets

2-236



1D >C1

<<u>(11)</u> <u>OE</u>

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C HIGH-SPEED CMOS HAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC	0.5 V to 7 V
Input voltage range, V ₁	V to VCC+0.5 V
Input clamp current, I _{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC)	± 20 mA
Continuous output current, IO (VO = 0 to VCC)	± 35 mA
Continuous current through VCC pin	70 mA
Continuous current through GND pin	200 mA
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

				C-SUFFIX		
			MIN	NOM I	XAN	UNIT
Vcc	Supply voltage		4.5		5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
	t _W Pulse duration	Clock high	20			
w		Clock low	20			ns
t _{su}	Setup time, input or feedback before CLK↑		30			กร
th	Hold time, input or feedback after CLK1		0			ns
TA	Operating free-air temperature rai	nge	0		75	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		C-SUFFIX			
				MIN TYP		MAX	UNIT
Voн	High-level output voltage	V _{CC} = 4.5 V,	I _{OH} = -6 mA	3.76			V
VOL	Low-level output voltage	V _{CC} = 4.5 V,	I _{OL} = 24 mA	1		0.4	V
lozh	Off-state output current with high-level voltage applied	V _{CC} = 5.5 V,	Vo = Vcc			10	μΑ
lozL	Off-state output current with low-level voltage applied	V _{CC} = 5.5 V,	V ₀ = 0			- 10	μА
ΉΗ	High-level input current	VCC = 5.5 V,	VI = VCC			1	μА
IIL.	Low-level input current	V _{CC} = 5.5 V,	V _I = 0			- 1	μΑ
Icc	Standby supply current	V _{CC} = 5.5 V, I _O = 0	$V_i = 0$ or V_{CC} ,			100	μА
lcc	Operating supply current	$V_{CC} = 5.5 \text{ V},$ $f \ge 1 \text{ MHz},$	V _I = 0 or V _{CC} , I _O = 0		2		mA/MH
ΔI _{CC} ‡	Change in supply current	V _{CC} = 5.5 V, Other inputs at 0 or V _{CC}	$V_{\parallel} = 0.5 \text{ V or } 2.4 \text{ V},$		1.4	3	mA
Ci	Input capacitance	T _A = 25°C,	f = 1 MHz			10	pF
C _o	Output capacitance	TA = 25°C,	f = 1 MHz			10	pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	C-SUFFIX			UNIT
				MIN	TYP [†]	MAX	UNIT
f _{max} §		with feedback		18			MHz
		without feedback		25			1411.12
t _{pd}	I, I/O, or feedback	O or I/O	$R_1 = 200 \Omega,$ $R_2 = 390 \Omega,$ $C_L = 50 pF$		18	35	ns
t _{pd}	CLK↑	Q			10	25	ns
t _{en}	<u>ΩΕ</u> ↓	Q			12	25	ns
t _{dis}	ŌĒ↑	a			12	25	ns
t _{en}	I or I/O	O or I/O			14	35	ns
tdis	I or I/O	O or I/O			16	35	ns

 $^{^{\}dagger}$ All typical values are V_{CC} = 5 V, T_A = 25 °C.


2-238

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 or VCC.

 $^{^{5}}$ f_{max} (with feedback) = $\frac{1}{t_{su} + t_{pd} \text{ (CLK to Q)}}$, f_{max} (without feedback) = $\frac{1}{t_{w} \text{(high)} + t_{w} \text{(low)}}$


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L = includes probe and jig capacitance.

B. When measuring propagation times of 3-state outputs, S1 is closed.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS




NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \Omega$, $t_r = 6 \text{ ns}$.

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES

INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTE: Phase relationship between waveforms was chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z₀ = t_r = 6 ns, t_f = 6 ns.

FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_T = 6 ns, t_T = 6 ns. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

2-240

This Material Copyrighted By Its Respective Manufacturer

ita She

PARAMETER MEASUREMENT INFORMATION



NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_0 = 50 Ω , t_f = 6 ns. B. For clock inputs, f_{max} is measured with input duty cycle = 50%.

FIGURE 5. PULSE DURATIONS

