

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C  
HIGH-SPEED HAL® CIRCUITS

D2972, MARCH 1987—REVISED DECEMBER 1987

- Mask-Programmed Version of 20-Pin PAL® Family
- Virtually Zero Standby Power
- 35-ns Maximum Propagation Delay
- HC, HCT, and TTL Compatible
- Choice of 20-Pin DIP, 20-Pin SO (Small Outline) or 20-Pin PLCC Packages
- Low-Power Replacement for 20-Pin 'A' PAL® Devices
- Dependable Texas Instruments Quality and Reliability

DEVICE	INPUTS	3-STATE Q OUTPUTS	REGISTERED OUTPUTS	I/O PORTS
'HAL16L8	10	2	0	6
'HAL16R4	8	0	4 (3-state)	4
'HAL16R6	8	0	6 (3-state)	2
'HAL16R8	8	0	8 (3-state)	0

description


These high-speed CMOS Hard Array Logic (HAL®) circuits are mask-programmed versions of the 20-pin PAL® devices. They provide reliable, high-speed, low-power substitutes for conventional TTL and HCT logic. They are also compatible with HC logic over V<sub>CC</sub> range of 4.5 volts to 5.5 volts.

This family of CMOS HAL® circuits provide the flexibility of using integrated circuits with virtually zero standby power and lower operating power than those currently achieved by bipolar PALs. Prototyping can be done using standard PAL® devices before converting to CMOS HAL® circuits for production.


The TICHAL16' circuits have internal electrostatic discharge (ESD) protection circuits and have been classified with a 2000-volt ESD rating tested under MIL-STD-883B, Method 3015.1. However, care should be exercised in handling these devices as exposure to ESD may result in a degradation of the device parametric performance.

The C suffix designates commercial-temperature circuits that are characterized for operation from 0°C to 75°C.

TICHAL16L8  
C SUFFIX . . . DW OR N PACKAGE  
(TOP VIEW)



TICHAL16L8  
C SUFFIX . . . FN PACKAGE  
(TOP VIEW)



PAL and HAL are registered trademarks of Monolithic Memories Inc.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

**TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C**  
**HIGH-SPEED CMOS *HAL*® CIRCUITS**


2

Data Sheets


**TICHAL16R4**  
**C SUFFIX . . . DW OR N PACKAGE**  
**(TOP VIEW)**




**TICHAL16R4**  
**C SUFFIX . . . FN PACKAGE**  
**(TOP VIEW)**




**TICHAL16R6**  
**C SUFFIX . . . DW OR N PACKAGE**  
**(TOP VIEW)**




**TICHAL16R6**  
**C SUFFIX . . . FN PACKAGE**  
**(TOP VIEW)**



**TICHAL16R8**  
**C SUFFIX . . . DW OR N PACKAGE**  
**(TOP VIEW)**




**TICHAL16R8**  
**C SUFFIX . . . FN PACKAGE**  
**(TOP VIEW)**




functional block diagrams (positive logic)

TICHAL16L8




TICHAL16R4




2

Data Sheets


TICHAL16R6



TICHAL16R8



logic diagram (positive logic)



**2**

**Data Sheets**


**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-233

**TICHAL16R4-35C**  
**HIGH-SPEED CMOS HAL® CIRCUITS**

logic diagram (positive logic)




2  
Data Sheets

2-234

**TEXAS**  
**INSTRUMENTS**  
 POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

logic diagram (positive logic)




2

Data Sheets

TICHAL16R8-35C  
HIGH-SPEED CMOS HAL® CIRCUITS

logic diagram (positive logic)



2

Data Sheets

2-236

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C  
HIGH-SPEED CMOS HAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 35$ mA
Continuous current through $V_{CC}$ pin	70 mA
Continuous current through GND pin	-200 mA
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			C-SUFFIX			UNIT
			MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		4.5		5.5	V
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
t <sub>w</sub>	Pulse duration	Clock high	20			ns
		Clock low	20			
t <sub>su</sub>	Setup time, input or feedback before CLK↑		30			ns
t <sub>h</sub>	Hold time, input or feedback after CLK↑		0			ns
T <sub>A</sub>	Operating free-air temperature range		0		75	°C

2

Data Sheets



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-237

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C  
HIGH-SPEED CMOS *HAL*® CIRCUITS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	C-SUFFIX			UNIT
		MIN	TYP†	MAX	
VOH High-level output voltage	VCC = 4.5 V, IOH = -6 mA	3.76			V
VOL Low-level output voltage	VCC = 4.5 V, IOL = 24 mA			0.4	V
IOZH Off-state output current with high-level voltage applied	VCC = 5.5 V, VO = VCC			10	µA
IOZL Off-state output current with low-level voltage applied	VCC = 5.5 V, VO = 0			-10	µA
IiH High-level input current	VCC = 5.5 V, VI = VCC			1	µA
IiL Low-level input current	VCC = 5.5 V, VI = 0			-1	µA
ICC Standby supply current	VCC = 5.5 V, IO = 0 or VCC, VI = 0 or VCC			100	µA
ICC Operating supply current	VCC = 5.5 V, f ≥ 1 MHz, IO = 0, VI = 0 or VCC		2		mA/MHz
ΔICC‡ Change in supply current	VCC = 5.5 V, Other inputs at 0 or VCC, VI = 0.5 V or 2.4 V		1.4	3	mA
Ci Input capacitance	TA = 25°C, f = 1 MHz			10	pF
Co Output capacitance	TA = 25°C, f = 1 MHz			10	pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	C-SUFFIX			UNIT
				MIN	TYP†	MAX	
fmax§		with feedback	R1 = 200 Ω, R2 = 390 Ω, CL = 50 pF	18			MHz
		without feedback		25			
tpd	I, I/O, or feedback	0 or I/O			18	35	ns
tpd	CLK↑	Q			10	25	ns
ten	OE↓	Q			12	25	ns
tdis	OE↑	Q			12	25	ns
ten	I or I/O	0 or I/O			14	35	ns
tdis	I or I/O	0 or I/O			16	35	ns

† All typical values are VCC = 5 V, TA = 25°C.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 or VCC.


§ fmax (with feedback) =  $\frac{1}{t_{su} + t_{pd} \text{ (CLK to Q)}}$ ; fmax (without feedback) =  $\frac{1}{t_{w(\text{high})} + t_{w(\text{low})}}$

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  = includes probe and jig capacitance.  
B. When measuring propagation times of 3-state outputs, S1 is closed.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS




VOLTAGE WAVEFORMS

- NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.  
B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ .

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES


**PARAMETER MEASUREMENT INFORMATION**



**VOLTAGE WAVEFORMS**

NOTE: Phase relationship between waveforms was chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .

**FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES**




**VOLTAGE WAVEFORMS**

NOTES: A. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS**

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTES: A. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ .  
B. For clock inputs,  $f_{max}$  is measured with input duty cycle = 50%.

FIGURE 5. PULSE DURATIONS