

## 1. Requirements and Installation

## 2. Usage

Design Template

Configuration file

Factorial configurations

Run: `python XilinxSynt.py configuration.xml`

For instance:

```
ILYA@ILYA-PC /cygdrive/c/Release/FactorialDesign/Python
```

```
$ python XilinxSynt.py ./Configs/config_MC8051.xml
```

Wait for completion, for monitoring refer to monitoring module.

**Main Results (implementation properties):**

- summary\_power\_estimated (.csv/.xml)

- summary\_power\_simulated (.csv/.xml)

- config\_pattern.xml – for later use by SBFi tools

**Per-configuration results**

- ./design\_dir/design\_label\_[Index]/netgen/

  - ./Log/

  - ./par/

  - ./map/...

  - ./synthesis/...

## User Interface: monitoring module

 Connected, Last Update (13:06:38): 0.162 Kb

Phase	Progress	Time	Taken	Report
Implementation	40.00%	0:19:11		wait
Power Simulation	0%	-		wait


Label	FREQ	POWER_DYN	SLICE	REG	LUT	DSPRAMB	Progress	Iteration	Clock	Converged	Synthesis	Translate	Map	PlaceRoute	TimingAnalysis	NetlistBuilder	Fuse_Compile	Simulation_ISIM	PowerAnalysis
MC8051_ISE_000	-	-	-	-	-	-	PlaceRoute	5	16.5	Yes	100% 0:00:02	100% 0:00:05	100% 0:01:10	In progress	100% 0:00:22	-	-	-	-
MC8051_ISE_001	54.08	69.64	1122	571	2711	7	Completed: 2017-10-19 12:56:53	1	18.5	Yes	100% 0:00:01	100% 0:00:05	100% 0:01:17	100% 0:01:14	100% 0:00:23	100% 0:00:30	-	-	100% 0:00:16
MC8051_ISE_002	-	-	-	-	-	-	Power Analysis	4	17.0	Yes	100% 0:00:01	100% 0:00:05	100% 0:01:21	100% 0:01:17	100% 0:00:22	100% 0:00:29	-	-	Inprogress
MC8051_ISE_003	59.11	77.92	1120	539	3027	0	Completed: 2017-10-19 13:04:52	4	17.0	Yes	100% 0:00:01	100% 0:00:05	100% 0:01:12	100% 0:01:13	100% 0:00:22	100% 0:00:27	-	-	100% 0:00:16
MC8051_ISE_004	-	-	-	-	-	-	MAP	3	17.0	No	100% 0:00:01	100% 0:00:06	In progress	100% 0:01:15	100% 0:00:21	-	-	-	-
MC8051_ISE_Default	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

If the connection status is 'Disconnected' – click the switchbox, once connected it will be highlighted in green. If the connection status is 'Connection error' – check that you are using Firefox browser; otherwise make this folder accessible for web-server (DocumentRoot attribute in httpd.conf for apache), so you can use any web-browser in this case.

HTML test

file:///C:/Projects/Controllers/Test\_MC8051/index.html

Search

 Disconnected

Phase	Progress	Time	Taken	Report
Implementation	80.00%	0:21:56		wait
Power Simulation	0%	-		wait

**FILE HOME INSERT PAGE LAYOUT FORMULAS DATA REVIEW VIEW DEVELOPER TEAM**

Paste Font Paragraph Styles Alignment Number Conditional Formatting Cell Insert De

Clipboard Font Paragraph Styles Alignment Number Conditional Formatting Cell Insert De

A1 CONFIGURATION

	A	B	C	D	E	F	G	H	I	J	K
	CONFIGURATION	CLK_PERIC_MAX_FREQ	POWER_D	POWER_S	UTIL_REG	UTIL_LUT	UTIL_SLIC	UTIL_RAM	UTIL_DSP	CONFIG_TA_FACTOR_SETTING	
1	MC80S1_UTIL_000	16.476	60.694	0	0	579	3226	1211	0	0	00000000000000000000
2	MC80S1_UTIL_001	18.493	54.075	0	0	571	2711	1122	0	7	10000001111111111111
3	MC80S1_UTIL_002	16.985	58.875	0	0	620	3101	1244	0	7	20000101111111111111
4	MC80S1_UTIL_003	16.917	59.112	0	0	539	3027	1120	0	0	30000011000000000000
5	MC80S1_UTIL_004	16.488	60.615	0	0	540	3033	1183	0	1	40000100111111111111

summary\_power\_simulated

```

39 UTIL_REG="620"
40 UTIL_LUT="3103"
41 UTIL_SLICE="1244"
42 UTIL_RAMB="0"
43 UTIL_DSP="7"
44 CONFIG_TABLE_INDEX="2"
45 FACTOR_SETTING="0 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0"/>
46
47 <Configuration
48 CONFIGURATION="MC8051_ISR_003"
49 CLK_PERIOD="16.917"
50 MAX_FREQUENCY="59.112"
51 POWER_DYNAMIC="0.000"
52 POWER_STATIC="0.000"
53 UTIL_REG="539"
54 UTIL_LUT="3027"
55 UTIL_SLICE="1120"
56 UTIL_RAMB="0"
57 UTIL_DSP="0"
58 CONFIG_TABLE_INDEX="3"
59 FACTOR_SETTING="0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1"/>
60

```

Monitoring page (open in Firefox, or any other browser under web-server)

[illegible]

```

35 library IEEE;
36 use IEEE STD_LOGIC_1164.ALL;
37 library SDBH2M;
38 use SDBH2M.COMPONENTS.ALL;
39 use SDBH2M.VARIABLES.ALL;
40
41 entity mcs061_core is
42 port
43 clk      in STD_LOGIC := 'X';
44 reset_w0  in STD_LOGIC := "X";
45 wrd_w0_o  out STD_LOGIC_VECTOR ( 7 downto 0 );
46 ram_en_o  out STD_LOGIC;
47 wrd_w0_o  out STD_LOGIC;
48 data_w0_i in STD_LOGIC_VECTOR ( 7 downto 0 );
49 ram_data_i in STD_LOGIC_VECTOR ( 7 downto 0 );
50 int0_i    in STD_LOGIC_VECTOR ( 0 downto 0 );
51 int1_i    in STD_LOGIC_VECTOR ( 0 downto 0 );
52 all_t0_o  in STD_LOGIC_VECTOR ( 0 downto 0 );
53 all_t1_i  in STD_LOGIC_VECTOR ( 0 downto 0 );
54 wrd_rst_o out STD_LOGIC_VECTOR ( 0 downto 0 );
55 p0_i     in STD_LOGIC_VECTOR ( 7 downto 0 );
56 p1_i     in STD_LOGIC_VECTOR ( 7 downto 0 );
57 p2_i     in STD_LOGIC_VECTOR ( 7 downto 0 );
58 p3_i     in STD_LOGIC_VECTOR ( 7 downto 0 );
59 data_w0_i in STD_LOGIC_VECTOR ( 7 downto 0 );
60 p0_o     out STD_LOGIC_VECTOR ( 7 downto 0 );
61 p1_o     out STD_LOGIC_VECTOR ( 7 downto 0 );
62 p2_o     out STD_LOGIC_VECTOR ( 7 downto 0 );
63 p3_o     out STD_LOGIC_VECTOR ( 7 downto 0 );
64 all_rst_o out STD_LOGIC_VECTOR ( 0 downto 0 );
65 all_rst_o out STD_LOGIC_VECTOR ( 0 downto 0 );
66 ram_en_o out STD_LOGIC_VECTOR ( 15 downto 0 );
67 ram_data_o out STD_LOGIC_VECTOR ( 7 downto 0 );
68 ram_en_o out STD_LOGIC_VECTOR ( 15 downto 0 );
69 data_w0_o out STD_LOGIC_VECTOR ( 7 downto 0 );
70 adr_w0_o  out STD_LOGIC_VECTOR ( 15 downto 0 );
71
72 end mcs061_core;
73
74
75 architecture Structure of mcs061_core is
76 signal N390 : STD_LOGIC;
77 signal N396 : STD_LOGIC;
78 signal N400 : STD_LOGIC;
79 signal mcs061_alu1_alumux_00605_0_1_15738 : STD_
80 LOGIC;
81 signal mcs061_alu1_gen_divided1_cmb_divider_divnd1_

```

```

Xilinx XPower Analyzer
-----
|
| Release | 14.7 - P.20131013 (nt64) |
|-----|
| Command Line | C:\Xilinx\14.7\ISE_O8\ISE\bin\nt64\unwrapped\pwr.exe -v |
| -intstyle ise -cl std mc8051_coe.nc mc8051_coe.pcf -a xpower_isim.saif -o ./setgen |
| /log/saif.mc8051_coe.pwr |
|-----|
1. Settings
1.1. Project
|-----|
| Project |
|-----|
| Design File | mc8051_coe.ncod |
| Settings File | SA |
| Physical Constraints File | mc8051_coe.pcf |
| Simulation Activity | xpower_isim.saif |
| Design Wrote Matched | 100% (4450/4452) |
| Simulation Wrote Matched | 99% (4375/4439) |
|-----|
1.2. Device
|-----|
| Device |
|-----|
| Family | Virtex5 |
| Part | xc5vfx100t |
| Package | ff794 |
| Temp Grade | Commercial |
| Features | Typical |
| Speed Grade | -2 |
| Characterization | Production, v1.3, 2011-05-04 |
|-----|
2. Summary
2.1. On-Chip Power Summary
|-----|
| On-Chip Power Summary |
|-----|
| On-Chip | Power (mW) | Used | Available | Utilization (%) |
|-----|
| Clocks | 7.07 | 1 | --- | --- |
| Logic | 10.24 | 3033 | 150720 | 2 |
| Signals | 21.29 | 3502 | --- | --- |
| I/Os | 76.22 | 156 | 400 | 39 |
| DSRs | 0.01 | 1 | 768 | 0 |
| Static Power | 2880.13 | | | |
| Total | 2894.95 | | | |
|-----|
2.3. Power Supply Summary
|-----|
| Power Supply Summary |
|-----|
| Total | Static Power | | |
|---|---|---|---|
| Supply Power (mW) | 2894.95 | 114.82 | 2880.13 |
|-----|

```