

Assignment 2: Lenia — An Artificial Life

Assignment 1 — High Performance Computing

Plabon Shaha and Guillem Masdemont

University of Ljubljana, Spring Semester, EMAI Cohort 25–27

April 10, 2026

Exercise 1: We parallelize the algorithm as efficient as we can, and we compare with the base sequential performance with different numbers of tiles. The results are averaged over 5 experiments across different resolutions.




Figure 1: Performance comparison of CUDA optimization layers. **Left:** Log-log plot showing execution time versus grid size, highlighting the algebraic scaling advantage of the GPU implementations. **Right:** Grouped bar chart detailing the speedup factor of each GPU kernel relative to the sequential CPU baseline for large grid sizes.

Table 1: Performance Metrics for Tile Size 8

N	T_{seq}	T_{naive}	T_{v1}	T_{v2}	$T_{v3}(f)$	Speedup(v3)
128	5.0847	0.0434	0.0048	0.0040	0.0031	1643.31
256	20.3207	0.0204	0.0119	0.0094	0.0078	2591.90
512	81.3130	0.0603	0.0417	0.0313	0.0275	2952.69
1024	325.2871	0.2123	0.1434	0.0962	0.0882	3688.49
2048	1301.3061	0.7389	0.5016	0.3584	0.3278	3969.52
4096	5205.5831	2.7600	1.9797	1.4209	1.3006	4002.36

The staggered implementation of CUDA optimizations resulted in a peak speedup of nearly 7700 $\times$ over the sequential CPU baseline. The impact of each architectural consideration can be summarized as follows:

- **Tile Size Optimization (16×16 Sweet Spot):** A block dimension of 16×16 yielded the highest throughput for large grids. Tile size 8 underutilizes the Streaming Multiprocessors (SMs) by spawning too many lightweight blocks, while tile size 32 requires excessive shared memory per block, lowering overall warp occupancy.

Table 2: Performance Metrics for Tile Size 16

N	T_{seq}	T_{naive}	T_{v1}	T_{v2}	$T_{v3}(f)$	Speedup(v3)
128	5.0795	0.0428	0.0044	0.0037	0.0027	1886.26
256	20.3176	0.0202	0.0092	0.0061	0.0052	3876.76
512	81.2717	0.0599	0.0306	0.0203	0.0170	4778.02
1024	325.1207	0.2071	0.0989	0.0705	0.0469	6926.76
2048	1300.6583	0.7305	0.3488	0.2833	0.1710	7607.37
4096	5203.7136	2.7718	1.3655	1.1927	0.6765	7692.49

Table 3: Performance Metrics for Tile Size 32

N	T_{seq}	T_{naive}	T_{v1}	T_{v2}	$T_{v3}(f)$	Speedup(v3)
128	5.1617	0.0426	0.0044	0.0037	0.0027	1907.48
256	20.3258	0.0213	0.0094	0.0063	0.0053	3821.09
512	81.2846	0.0607	0.0313	0.0199	0.0173	4711.18
1024	325.0540	0.2140	0.1006	0.0732	0.0497	6537.52
2048	1300.5371	0.7232	0.3510	0.2907	0.1763	7375.32
4096	5205.6769	2.7460	1.3746	1.2213	0.6974	7464.71

- **Shared Memory Tiling (V1):** Introducing collaborative loading into `__shared__` memory eliminated redundant global memory fetches. This optimization alone halved the execution time across almost all grid sizes, proving memory bandwidth to be the primary bottleneck in the naive implementation.
- **Constant Memory and Divergence Reduction (V2):** Relocating the convolution matrix to `__constant__` memory leveraged hardware broadcasting, allowing all threads in a warp to access kernel weights simultaneously. Furthermore, replacing the expensive modulo (%) wrap-around math with simple bounds checking (if/else) significantly reduced arithmetic latency.
- **Single Precision Floating Point (V3):** The transition from 64-bit double to 32-bit float provided an additional $2\times$ performance jump. This effectively doubled the available memory bandwidth and unlocked the massively parallel FP32 cores dominant in consumer-grade GPU architectures.
- **Hardware Saturation:** At smaller grid sizes (e.g., $N = 128$), the performance delta between optimizations is minimal. The hardware only becomes fully saturated—revealing the true architectural benefits of the optimization stack—at $N \geq 1024$, where warp scheduling efficiently hides memory latency.