



SI100B  
Introduction to Information  
Science and Technology  
(Part 3: Electrical Engineering)

Lecture #3 (Digital)  
Combinational Logic Circuits

Instructor: Junrui Liang (梁俊睿)  
Nov. 13<sup>th</sup>, 2020

# The Theme Story



(Pictures are from the Internet)


# Study Purpose of Lecture #3

- 哲学 (bao'an) 三问
  - Who are you?
  - Where are you from?
  - Where are you going?

To answer those questions  
throughout your life




- In this lecture, we ask
  - How many categories of circuits are there?
  - Why digital circuits 数字电路 won in computation & communication?
  - How to build combinational logic circuits 组合逻辑电路?



# Lecture Outline


1. Circuit categories 电路种类
  2. Boolean logic 布尔逻辑
  3. Logic gates 逻辑门电路
  4. Combinational logic circuit 组合逻辑电路
    - Example: majority circuit 投票选举电路实例
- (break) -----
5. Combinational Logic Circuits Design 组合逻辑电路设计
    - Boolean algebra 布尔代数
    - Truth table 真值表
    - Karnaugh map 卡诺图
    - Example: seven-segment display decoder 七段码显示解码实例

# Electrical circuits for different application purposes




# Four typical circuit categories


- Passive 被动/无源





- Digital 数字



- Analog 模拟



- RF 射频



# Boolean logic


- **George Boole**

(1815 - 1864)

- **Values**


- Boolean algebra allows only two values—**0** and **1**

- The beauty of the **digital abstraction** is that digital designers can focus on **1's and 0's**, ignoring whether the Boolean variables are physically represented with specific voltages, rotating gears, etc.




- **Basic operations**


- AND (conjunction) 与  $xy$
- OR (disjunction) 或  $x + y$
- NOT (negation) 非  $\bar{x}$



$x \wedge y$



$x \vee y$




$\neg x$

Logic 0	Logic 1
False	True
Off	On
LOW	HIGH
No	Yes
Open switch	Closed switch


$x$	$y$	$x \wedge y$	$x \vee y$	$x$	$\neg x$
0	0	0	0	0	1
1	0	0	1	1	0
0	1	0	1		
1	1	1	1		

# Basic logic gates

- NOT gate




- OR gate





A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

- AND gate



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



- Buffer



A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

# CMOS implementation of a buffer


- Why we need a buffer?




- From the logical point of view, a buffer might seem useless.
- From the analog point of view, the buffer might have desirable characteristics such as the ability to **deliver large amounts of current** to **drive** a motor or many gates.
- This is an example of why we **need to consider multiple levels of abstraction** to fully understand a system; the digital abstraction hides the real purpose of a buffer.

# The physical considerations

- Noise margins




- DC transfer characteristics




- Physical chip



## **2 Input NAND Gate**



- A digital clock built with 74LSxx chips



# Other logic gates

异或门

**XOR**

$$Y = A \oplus B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


与非门

**NAND**

$$Y = \overline{AB}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

或非门

**NOR**

$$Y = \overline{A+B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


同或门

**XNOR**

$$Y = \overline{A \oplus B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

三输入或非门

**NOR3**


$$Y = \overline{A+B+C}$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

# Digital electronics

- Combinational logic circuit


*组合逻辑*



- Output depends on
  - Present input values
- No memory

- Sequential logic circuit

*时序逻辑*



- Output depends on
  - Present inputs
  - The history of past inputs
- **Have memory**

## Example: majority voting system

2020下半年最励志故事




看到74岁和77岁的两个老头，为了一份工作  
争吵的这么激烈

好好学习信导课

你还有什么借口不努力呢？

# Circuit implementation



- 3 input majority function
  - Truth table

S1	S2	S3	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Why using NOR &  
NAND gates?

做的电路规模最小！！



- Logic expression

$$Y = AB + BC + AC$$

$$= \overline{AB} \overline{BC} \overline{AC}$$

# Boolean algebra

- Axioms 公理

Axiom	Dual	Name
A1 $B = 0$ if $B \neq 1$	A1' $B = 1$ if $B \neq 0$	Binary field
A2 $\bar{0} = 1$	A2' $\bar{1} = 0$	NOT
A3 $0 \bullet 0 = 0$	A3' $1 + 1 = 1$	AND/OR
A4 $1 \bullet 1 = 1$	A4' $0 + 0 = 0$	AND/OR
A5 $0 \bullet 1 = 1 \bullet 0 = 0$	A5' $1 + 0 = 0 + 1 = 1$	AND/OR

- Theorems of one variable

Theorem	Dual	Name
T1 $B \bullet 1 = B$	T1' $B + 0 = B$	Identity
T2 $B \bullet 0 = 0$	T2' $B + 1 = 1$	Null Element
T3 $B \bullet B = B$	T3' $B + B = B$	Idempotency
T4	$\bar{\bar{B}} = B$	Involution
T5 $B \bullet \bar{B} = 0$	T5' $B + \bar{B} = 1$	Complements

- Theorems of two variables

Theorem	Dual	Name
T6 $B \bullet C = C \bullet B$	T6' $B + C = C + B$	Commutativity
T7 $(B \bullet C) \bullet D = B \bullet (C \bullet D)$	T7' $(B + C) + D = B + (C + D)$	Associativity
T8 $(B \bullet C) + (B \bullet D) = B \bullet (C + D)$	T8' $(B + C) \bullet (B + D) = B + (C \bullet D)$	Distributivity
T9 $B \bullet (B + C) = B$	T9' $B + (B \bullet C) = B$	Covering
T10 $(B \bullet C) + (B \bullet \bar{C}) = B$	T10' $(B + C) \bullet (B + \bar{C}) = B$	Combining
T11 $(B \bullet C) + (\bar{B} \bullet D) + (C \bullet D) = B \bullet C + \bar{B} \bullet D$	T11' $(B + C) \bullet (\bar{B} + D) \bullet (C + D) = (B + C) \bullet (\bar{B} + D)$	Consensus

T12 $\overline{B_0 \bullet B_1 \bullet B_2 \dots} = (\bar{B}_0 + \bar{B}_1 + \bar{B}_2 \dots)$	T12' $\overline{B_0 + B_1 + B_2 \dots} = (\bar{B}_0 \bullet \bar{B}_1 \bullet \bar{B}_2 \dots)$	De Morgan's Theorem
--	---	---------------------

# Generalized procedures of combinational circuit design

- Improved equation minimization

Step	Equation	Justification
	$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$	
1	$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$	T3: Idempotency
2	$\bar{B}\bar{C}(\bar{A} + A) + A\bar{B}(\bar{C} + C)$	T8: Distributivity
3	$\bar{B}\bar{C}(1) + A\bar{B}(1)$	T5: Complements
4	$\bar{B}\bar{C} + A\bar{B}$	T1: Identity

• **Sum of product** 积(与)的和(或)  
(Multiple AND terms ORed together)

- $ABC + \bar{A}\bar{B}\bar{C}$
- $AB + \bar{A}\bar{B}\bar{C} + \bar{C}\bar{D} + D$
- $\bar{A}\bar{B} + \bar{C}\bar{D} + EF + GK + HL$

• **Product of sum** 和(或)的积(与)  
(Multiple OR terms ANDed together)

- $(A + \bar{B} + C)(A + C)$
- $(A + \bar{B})(\bar{C} + D)F$
- $(A + C)(B + \bar{D})(\bar{B} + C)(A + \bar{D} + \bar{E})$

# Generalized procedures of combinational circuit design



- Interpret the problem and set up its **truth table**
- Write the **AND** (product) **term** for each case where output = 1
- Combine the terms in **SOP** (sum of product) form 先与再或的形式
- **Simplify** the output expression if possible
- Implement the **circuit** for the final, simplified expression

• Equation minimization example

Step	Equation	Justification
	$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$	
1	$\overline{B} \overline{C}(\overline{A} + A) + A \overline{B} C$	T8: Distributivity
2	$\overline{B} \overline{C}(1) + A \overline{B} C$	T5: Complements
3	$\overline{B} \overline{C} + A \overline{B} C$	T1: Identity

# Generalized procedures of combinational circuit design

- Improved equation minimization

Step	Equation	Justification
	$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$	
1	$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$	T3: Idempotency
2	$\bar{B}\bar{C}(\bar{A} + A) + A\bar{B}(\bar{C} + C)$	T8: Distributivity
3	$\bar{B}\bar{C}(1) + A\bar{B}(1)$	T5: Complements
4	$\bar{B}\bar{C} + A\bar{B}$	T1: Identity

# Karnaugh map (K-maps)

- A graphical method for simplifying Boolean equations
  - Invented in 1953 by Maurice Karnaugh at Bell Labs
  - Adjacent squares share all the same literals **except one**  
相邻格的输入值仅有**一位**变化
  - The K-map also “wraps around.”  
左右环接

!important



		BC	
		00	01
A	0	1	0
	1	1	0

- Rules for finding a minimized equation :
  - Use the fewest circles necessary to cover all the 1's.
  - All the squares in each circle **must contain 1's**.
  - Each circle must span a rectangular block that is a power of 2 (i.e., 1, 2, or 4) squares in each direction.
  - Each circle should be **as large as possible**.
  - A circle may **wrap around** the edges of the K-map.
  - A 1 in a K-map **may be circled multiple times** if doing so allows fewer circles to be used.

尽可能大的圈  
包围 1  
(不一定所有)  
圈的大小只能是  
1 2 4 8 ... 圈可以重叠

# Example: 7-segment decoder


- 7-segment display



- Truth table


binary-coded decimal (BCD)

$D_{3:0}$	$S_a$	$S_b$	$S_c$	$S_d$	$S_e$	$S_f$	$S_g$
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	0	0	1	1
others	0	0	0	0	0	0	0




# Example: 7-segment decoder

- K-map solution of  $S_a$



Alternative  
K-map



- Truth table

$D_{3:0}$	$S_a$	$S_b$	$S_c$	$S_d$	$S_e$	$S_f$	$S_g$
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	0	0	1	1
others	0	0	0	0	0	0	0

- Result & circuit

