


Counter

1 FF used for 1 bit counter
 n FF " " n bit counter



#Note no. bit in highest state of counter = no. of FF need

#Note any of one output of FF, frequency will be divided by the M number of counter.

#Note at least 1 FF have output repeating clock pattern.

Async.

① Every FF have different clock with different freq.

② relays are more

③ sequence \rightarrow up (1 \rightarrow 2 \rightarrow 3)
 \rightarrow down (3 \rightarrow 2 \rightarrow 1)

④ Decoding Error (can't be removed)
 (Essential Hazards)

Sync.



① All FF have same clock

② relays are less

③ any sequence possible

④ no decoding error

4-bit - async counter



How to identify MSB & LSB bit in BJK counter (2)


① Identify that counter is ~~3~~ ^{asyn} or ~~8~~ ^{sync}.

② for all case FF in which clock is directly, is LSB

③

if there is ^{one} ~~Bar~~ on any of input it is up counter


e.g




one bar \rightarrow up counter

0 or 2 bars \rightarrow down counter

Decoding Error



for
clock
time



Note - Don't count state in asyn counter if not exist till complete time period.


Note frequency got by 2 by T-Skip-Skip

Subject - DLD

Topic - Sequential Circuit

Type - Notes (generic education youtube)

NAND LATCH




S	R	Q(n+1)
0	0	Invalid
0	1	1
1	0	0
1	1	(no-change) (hold) Q _n

NOTE NAND and any input 0 produces 1

eg $A \uparrow B \Rightarrow \boxed{A \uparrow 0 = 1}$


NOR LATCH (S-R ^{LATCH} ~~Flip-Flop~~)




S	R	Q
0	0	Invalid (hold) Q _n
0	1	0
1	0	1
1	1	Invalid

Propagates $A \downarrow 1 = 0$
 $1 \downarrow 0 = 1$

SR flip flop



clk	S	R	Q(n+1)
Not trig.	x	x	Q(n)
trig.	0	0	Q(n)
"	0	1	0
"	1	0	1
"	1	1	Invalid



characteristic table

$$\boxed{Q(n+1) = S + \bar{R}Q(n)}$$