Subject = COA
Type = Handotes
topic:- Memory

Average access time

Hierarchical

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2 + T_1) + (1-H_2)(1-H_1) H_3 (T_1 + T_2 + T_3) \cdots$$

$$= \sum_{j=0}^{n} \left[\left[\prod_{i=0}^{j-1} (1 - H_i) \right] H_j \left[\sum_{k=0}^{j} T_k \right] \right]$$

Simultaneous acc

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 T_2 + (1-H_1)(1-H_2) H_3 T_3 \cdots$$

$$= \sum_{j=0}^{n} \left[\prod_{i=0}^{j-1} (1 - H_i) \right] H_j T_j$$

Global miss Rate = $\frac{\text{Number of Miss Operation in CM}}{\text{total number of Memory References generated by CPU}}$

Local miss Rate = $\frac{\text{Number of Miss Operation in CM.}}{\text{Total NO. of Access to the CM}}$

Throughput of memory = $\frac{1}{T_{avg}}$ WPS [words per second]

Floating Point IEEE

S	E	M	Value
0/1	E = 0	M = 0	± 0
0/1	E = 255	M = 0	± ∞
0/1	1 ≤ E ≤ 254	M = xxx	$(-1)^S \times 1.M \times 2^{E-127}$ (Implicit normalized)
0/1	E = 0	M ≠ 0	$(-1)^S \times 0.M \times 2^{-126}$ (Fractional form)
0/1	E = 255	M ≠ 0	NAN

COA

#Pipelining

$$\text{Speed-up } (S) = \frac{\text{non-pipeline time}}{\text{pipeline time}} = \frac{n * t_n}{(k+n-1)\, t_p}$$



when $n >> k$ then

$$\text{(ideal) Speed up } (S) = \frac{t_n}{t_p}$$

when time required to perform 1 task is equal in pipline & non-pipline

$$t_n = k * t_p$$

(ideal) $S = k$

$$\eta = \frac{S}{k}$$

→ in general $\left(S = \frac{n * t_n}{(k+n-1)\, t_p}\right)$

→ if max or ideal speed asked $\left(S = \frac{t_n}{t_p}\right)$

→ if value of n is not given

#throughput

general	ideal
$\frac{n}{(k+n-1) * t_p}$	$\frac{1}{t_p}$

$$t_p = \frac{1}{\text{cycle time}}$$

$$\text{frequency} = \frac{1}{\text{cycle time } (T_p)}$$

Total no. of cycles = $(k+n-1)$ + total stalls cycle

If branch condition is evaluated in i^{th} phase then no. of stalls cycles because of branch instruction = $i-1$

Total time = total no. of cycle * cycle time

Pipline Hazards

① Structural Hazard / Resource conflict
② Data Hazard / Data Dependency
③ Control Hazard / Branch Difficulty.

#① Structural hazard / Resource conflict

⇒ 2 different segments try to use same resource at same time.

Sol^n ① Increase stall cycles
② Increase number of resources

#② Data Hazard / Data Dependency

⇒ Result of an instruction is used as input in next

Sol^n: ① provided by compiler (Delay Load) (Software)

e.g. $R1 \leftarrow R2 + R3$, $R5 \leftarrow R1 + R4$ $\Rightarrow$ $R1 \leftarrow R1 + R3$, $R5 \leftarrow R1 + R4$ ← Independent or no. of operation

② (Hardware)

(i) Hardware interlock

Eg IF DA of Ex uB
IF DA - - of Ex uB

(ii) Operand forwarding / Bypassing

e.g. 

Note ① NO stalls for ALU to ALU dependency
② stalls for ALU to memory
(∞) Mem to ALU

Data Hazards Classification
[RAW, WAW, WAR]

① RAW (Read After write) (true data dependency)
If j reads a source before it is written by i, hence j incorrectly gets old value.

i : R1 ← R2 + R3
j : R5 ← R1 + R4

No. of stall = phase no. of WB − phase no. of OF + 1

WB :- Write Back
OF :- Operand fetch.

Sol"
① (S/w) Delay load
② (H/w)
(i.) H/w interlock
(ii) Operand forwarding

2 stall cycle for ~~branch~~ dependent instructions, if these are immediately dependents

② WAW (Writes after write) (output data dependency)
'j' writes in a destination before 'i' writes it.

i : R1 ← R2 + R3
j : R1 ← R4 * R5

Sol" ① Register Renaming

eg i : R1 ← R2 + R3
R8 ← R4 * R5
(~~Same~~ different Registers)

③ WAR (Write after Read) (Anti data dependency)
'j' writes a destination before 'i' reads it ; hence i incorrectly reads new value.

eg j : R1 ← R2 + R3
i : R2 ← R5 + R7

Sol" ① Register Renaming

Pipline efficency

In ideal case

$$\eta = \frac{t_n}{k \cdot t_p} \quad (S')$$

(with hazard)

when Hazard = S

$$\eta = \frac{S}{S'}$$ ← when hazards

↑ no hazards

Control Hazards / Branch Difficulty

A general pipline can't detect the branch problem

Sol^n ① Delayed Branch (S/w)

② Branch prediction (H/w)

cycles per Instruction

$$CPI = \frac{\text{Total cycles}}{\text{no of Instructions}}$$

$$\boxed{CPI = \frac{k + n - 1}{n}}$$

In ideal conditions ($k \to$ ignored)

$$\boxed{CPI = 1}$$

With hazard

Assume because of hazard

total extra stall cycle = x

$$\boxed{CPI = \frac{k + n + x}{n}}$$

In ideal condition

$$\boxed{CPI = \frac{n + x}{n}}$$

(or)

$$\boxed{CPI = 1 + \frac{x}{n}}$$

$$\boxed{S_{ideal} = \frac{t_n}{CPI_{avg} * t_p}}$$

one instruction time execution time = CPI_{avg} *

execution time of Pipline = $\boxed{CPI * \max(\ldots stage)}$