


Pipelining

4.1 FUNCTION OF THE PIPELINE

- Pipeline uses decomposition technique, it means problem statement is divided into independent subproblems, assign them the independent hardware, later connect the hardware in a pipelining sequence, i.e. first hardware unit output is connected as an input to second hardware unit, and so on.
- The definition states that, insert the new input into the pipeline before computation of an old input, so new input is executed along with the old input called as overlapping execution. Here, we can mention input is referring to as an instruction because use of input is not that convincing.
- Overlapping execution sequence is described using the space-time diagram.
- Successful characteristic of pipelining is, in every new cycle, new instruction is inserted into the pipeline.

So, CPI = 1 (clocks per instruction)



Note:

In the non-pipeline system, new input is inserted after the completion of old input.

Definition

Accepts the new input at one end before the previous accepted input appears as an output at the other end.



Pipeline layout:

- Every pipeline has two ends, known as input and output end. Multiple pipes linking the two terminals are interconnected to satisfy the functionality of the pipeline. Each pipe in the pipeline is called as stage or segment.
- Interface register (buffer) is used between the stages to hold the intermediate output. It is also called as buffer, or latch or pipeline register.
- The respective stages and the interface latches are connected to a common clock. So, clock adjustment is very important in the pipeline design.
 - a) Uniform delay pipeline:

$$C_{ycle time}(t_{p}) = Stage delay$$

b) Non-uniform delay pipeline:

Cycle time
$$(t_p)$$
 = Maximum (stage delay)

c) If buffer delay present in the pipeline:

Cycle time
$$(t_p)$$
 = Maximum (stage delay + buffer delay)

d) If skew time/setup time overhead is present in the pipeline design

$$t_p = t_p + Overhead$$




Fig. 4.2 Pipeline Layout

Performance analysis of pipeline:

- Consider a 'K' segment pipeline with the cycle time of 't_p' used to execute 'n' tasks.
- The first task in the pipeline is executed in a non-overlapping order, so it takes 'K' cycles to complete. The remaining 'n-1' tasks emerge from the pipeline at the rate of 1 task per cycle. So 'n-1' tasks take 'n-1' cycles to complete.



$$ET_{pipe} = (K + n - 1) cycles$$
$$= (K + n - 1) t_{p}$$

where $ET_{pipe} = Execution time of pipeline.$

• Now, consider a non-pipeline processor used to execute 'n' tasks in which each task takes 't_n' time to complete, so total time required to complete 'n' tasks in the non-pipeline is:

$$ET_{\text{nonpipe}} = n.t_n$$

where ET_{nonpipe} = Execution time of non-pipeline t_n = One task execution time in non-pipeline

Performance gain of a pipeline is:

Speedup
$$(S) = \frac{Execution time of non-pipeline}{Execution time of pipeline}$$

$$S = \frac{ET_{non-pipe}}{ET_{pipe}}$$

$$S = \frac{n.t_n}{(K + n - 1)t_p}$$
 (when n is finite)

• With the increase in the count of the tasks, n attains much larger value than (K-1), so (n + K-1) approaches to (n).

Under this condition

$$S = \frac{t_n}{t_p}$$
, when n approaches to infinity (∞)

• When the pipeline stages are perfectly balanced (uniform delay) then one task execution time in the non-pipelining system is equal to number of stages in the pipeline system, so t_n = K cycles:

$$t_n = K.t_p$$

• Considering this condition:

$$Speedup(S) = \frac{K.t_p}{t_p}$$

$$S = K$$



• If efficiency ($\eta = 100\%$), then speedup (S) is equal to number of stages

in the pipeline (depth of pipeline).

• When the system is operating with 100% efficiency, then maximum speed up is possible. Maximum speed-up is equivalent to the count of the pipeline stages.

$$\eta_{\text{pipe}}\left(\text{Efficiency}\right) = \frac{\text{Speed-up }\left(\text{S}\right)}{\text{Number of stages}\left(\text{K}\right)}$$

$$\eta_{\text{pipeline}} = \frac{S}{K}$$

• Throughput of pipeline = Number of tasks executed

Total time taken to execute all the tasks

$$= \frac{n}{\left(K + n - 1\right)t_p}$$

PRACTICE QUESTIONS

Suppose there are 6 stages of a pipeline as given below:

Stage number	Stage execution time (ns)
S 1	10
S2	20
S3	15
S4	35
S5	10
S6	10

If the buffer delay is 30 ns, then calculate the execution time for 1000 instructions using pipelining.

a) 65.325 ns

b) 65.325 μs

c) 48.975 μ**s**

d) 58.965 ns

Sol: b)

When various stages of pipeline have non-uniform clock time, we take longest clock time or maximum clock time.

Clock time = Maximum of (10 ns, 20 ns, 15 ns, 35 ns, 10 ns, 10 ns) + buffer delay = 35 ns + 30 ns = 65 ns

$$T_{\text{pipeline}} = 65 \text{ ns}$$

Execution time of pipeline $(ET_{pipeline}) = (K + n-1) \times T_{pipeline}$

Where K = Number of stages = 6

n = Number of instructions = 1000

ET_{pipeline} =
$$(6 + 1000 - 1) \times 65 \text{ ns}$$

= $1005 \times 65 \times 10^{-9} \text{ sec}$
= $65, 325 \times 10^{-9} \text{ sec}$

$$= 65.325 \times 10^{-6} \text{ sec}$$

- Assume a pipeline P which operates at 3 GHz clock rate. It has a speedup factor of 10 and efficiency of 40%. Calculate the number of stages in the above pipeline.
 - a) 10
- b) 25
- c) 15
- d) 30

Sol: b)

Efficiency of pipeline $=\frac{\text{speed up factor}}{\text{Number of stages}}$

Number of stages = $\frac{\text{speed up factor}}{\text{Efficiency}}$

Number of stages =
$$\frac{10}{0.4}$$

= $\frac{10}{4} \times 10 = 25$

Consider a 3-stage pipeline having delays of 100 ns, 200 ns and 500 ns, respectively. The third stage is splitted into two stages of 250 ns and 250 ns respectively. Calculate the throughput increase/decrease in percentage. Assume ideal pipelined processor.

- a) 100% increase
- c) 40% increase

- b) 60% decrease
- d) 50% decrease

Sol: c)

Ist Case:

Delays = 100 ns, 200 ns, 500 ns

Clock cycle time = Maximum (100, 200, 500) ns = 500 ns

Execution time for 1 instruction = CPI × clock cycle time

CPI = 1 (for ideal pipeline)

$$= 1 \times 500 \text{ ns}$$

$$= 500 \text{ ns}$$

For execution of 1 instruction, it takes 500 ns.

1 instruction = 500 ns

1 instruction = 500×10^{-9} s

$$1 s = \frac{1}{500 \times 10^{-9}} instructions$$

$$1 s = \frac{10^9}{500} instructions$$

$$1 \text{ s} = \frac{1000}{500} \times 10^6 \text{ instructions}$$

Old throughput = 2 MIPS (million instructions per second)

3rd stage is partitioned into two stages of delay 250 ns and 250 ns.

Delays = 100 ns, 200 ns, 250 ns, 250 ns

Clock cycle time = Maximum (100, 200, 250, 250) ns

= 250 ns

CPI = 1 (for ideal pipeline)

Execution time for 1 instructions

= CPI × clock cycle time

 $= 1 \times 250 \text{ ns}$

= 250 ns

For execution of 1 instruction, it takes 250 ns.

250 ns = 1 instruction

 250×10^{-9} s = 1 instruction

$$1 s = \frac{1}{250 \times 10^{-9}} instructions$$

$$1 s = \frac{1000}{250} \times 10^6 instructions$$

= 4×10^6 instructions

New-throughput = 4 MIPS (million Instructions per second)

Percentage increase in throughput

$$= \frac{\text{New-Old}}{\text{Old}} \times 100\%$$

$$= \frac{4-2}{2} \times 100\%$$

$$= \frac{2}{2} \times 100\%$$

$$= 100\%$$

Consider a pipeline having 5 stages with duration 10 ns, 30 ns, 45 ns, 80 ns and 35 ns. If latch (buffer) delay is 20 ns. Calculate the speedup of pipelined over non-pipelined processor.

- a) 2
- b) 2.5
- c) 1.5
- d) 3

Sol: a)

Pipeline execution time

$$ET_{pipeline} = (K + n - 1) \times T_{pipeline}$$

T_{pipeline} = Maximum delay among all stages + delay due to register (latch delay)

Non-pipeline execution time =
$$(10 + 30 + 45 + 80 + 35)$$
 ns = 200 ns

Note:

In non-pipeline, we don't consider buffer delays.

$$T_{\text{non-pipeline}} = 200 \text{ ns}$$

Speed up ratio =
$$\frac{\text{ET}_{\text{non-pipeline}}}{\text{ET}_{\text{non-pipeline}}}$$

Here, we assume n (number of instructions) is very large, i.e. $n \to \infty$

$$\begin{split} \text{Speed-up ratio} &= \frac{n \times T_{\text{non-pipeline}}}{\left(K + n - 1\right) \times T_{\text{pipeline}}} \\ &= \lim_{n \to \infty} \frac{n \times 200}{\left(K + n - 1\right) \times 100} \\ &= \lim_{n \to \infty} \frac{n \times 200}{n \left(\frac{K}{n} + 1 - \frac{1}{n}\right) \times 100} \\ &= \frac{200}{100} = 2 \end{split}$$

Here K = number of stages in pipeline.

- Assume we have two pipelines P1 and P2, respectively. P1 has 6 stages, having execution time of 12 ns, 14 ns, 19 ns, 20 ns, 22 ns and 25 ns. P2 has 4 stages each having execution time of 10 ns. Calculate the time (in ns) that can be saved while using P2 pipeline over P1 pipeline, if 2000 instructions are executed.
 - a) 15250 ns
- b) 8765 ns
- c) 30095 ns
- d) 20070 ns

Sol: c)

Consider pipeline P1

K = number of stages = 6

n = number of instructions = 2000

Clock cycle time for P1

 T_{P1} = Maximum of (12, 14, 19, 20, 22, 25) ns = 25 ns

Execution time for P1 = $(K + n - 1) \times T_{p1}$ $= (6 + 2000 - 1) \times 25 \text{ ns}$

 $E_{p1} = 50, 125 \text{ ns}$

Now consider pipeline P2

K = Number of stages = 4

n = Number of instructions = 2000

Clock cycle time for P2 = 10 ns

$$T_{p_2} = 10 \text{ ns}$$

Execution time $(E_{p_2}) = (K + n - 1) \times T_{p_2}$

$$E_{p2} = (4 + 2000 - 1) \times 10 \text{ ns}$$

= 20030 ns

Time saved = $E_{p1} - E_{p2}$

- Of If we have a non-pipeline processor which has cycle time of 40 ns and average CPI of 5.4. Assuming a 5-stage pipeline model, calculate the speedup of pipeline over non-pipeline processor.
 - a) 5
- b) 4
- c) 4.5
- d) 6.5

Sol: a)

We have 5 stages of equal delays in pipelined processors. Each stage will have clock cycle time = $\frac{40}{5}$ ns = 8 ns.

In the best case of pipeline, we have CPI = 1.

So in every cycle we will have one instruction as output, i.e. in every 8 ns.

Speedup =
$$\frac{\text{Old cycle time}}{\text{New cycle time}}$$
$$= \frac{40 \text{ ns}}{8 \text{ ns}} = 5$$

Alternate solution:

Maximum speed up = number of stages = 5

Types of pipelines:

1) Linear pipeline:

- This type of pipeline contains forward connections only.
- Linear pipelines are synchronous pipelines.
- Linear pipeline latency is always 1.
- Latency means the clock cycle difference between two successive initiations in the pipeline.



Fig. 4.3

2) Non-linear pipeline:

- This pipeline contains forward and backward connections, so the reservation table is used to process the inputs in the non-linear pipeline.
- Non-linear pipelines are asynchronous pipelines.



Fig. 4.4 Non-linear Pipeline

Note:

- 1) If there exist uniform delays among the pipeline stages, same amount of time will be required to execute one job in pipeline as well as non-pipeline layouts.
- 2) If there persist non-uniform delays among the stages, the time taken to accomplish the first job in the pipeline processor will be always greater than that in a non-pipelined architecture.

PRACTICE QUESTIONS

A four-stage pipelining is given below:

	S1	S2	S3	S4
I ₁	2	1	1	3
l ₂	1	3	2	1
I ₃	1	1	3	1
I ₄	2	1	1	1

What is the performance gain achieved by the above pipeline over non-pipeline execution?

a) 1.84


b) 1.72

c) 1.92

d) 2.08

Sol: c)

Pipeline execution: 2 3 4



 $T_{\text{pipe}} \Rightarrow 13 \text{ cycles}$

Non-pipeline execution:

$$T_{\text{nonpipe}} = (7 + 7 + 6 + 5) \text{ cycles}$$

$$T_{\text{nonpipe}} \Rightarrow 25 \text{ cycles}$$

Performance gain =
$$\frac{T_{nonpipe}}{T_{pipe}}$$

$$=\frac{25}{13}=1.92$$

Dependencies in the pipeline:

- Dependency is a major problem in the pipeline, it causes extra cycles.
- In a pipeline structure, any clock cycle deprived of new input initiation is called as extra cycle, also named as stall or hazard.
- When stall is present in the pipeline then CPI ≠ 1
 - 1. 10 cycles \rightarrow 10 inputs (CPI = 1)
 - 2. 10 cycles → 7 inputs (CPI ≠ 1) (with 3 stalls)
 - **3.** 10 cycles → 9 inputs (CPI ≠ 1) (with 1 stall)
- There are three kinds of dependencies which are possible in the pipeline:
 - 1) Structural dependency
 - 2) Data dependency
 - 3) Control dependency

1) Structural dependency

• It occurs in the pipeline due to a resource conflict. Resource may be a register, memory or function unit (ALU).




Fig. 4.5 Resource Conflict

- Conflict is an unsuccessful operation. To handle this condition, keep the instruction I_4 as waiting until the resource becomes available.
- The instruction stand by is referred to as stalls which is elaborated below:

	Clock cycle 1	Clock cycle 2	Clock cycle 3	Clock cycle 4	Clock cycle 5	Clock cycle 6	Clock cycle 7					
I ₁	Memory	ID	ALU	Memory	WB							
I ₂		Memory	ID	ALU	Memory	WB						
l ₃			Memory	ID	ALU	Memory	WB					
I ₄				_	_	_	Memory					

Fig. 4.6 Stalls created by Structural Dependency'

```
7 clock cycles – 4 inputs
= 3 stalls

{CPI ≠ 1

Program output = safe}
```

- To minimize the structural hazards, hardware technique is used known as re-naming.
- In Fig. 4.5, instruction I₁ refers the memory in fourth stage of the pipeline to access the data.

Stalls (leads to structural hazards)



- Simultaneously, instruction I₄ refers the memory in the first stage of the pipeline to access the instruction in the same clock cycle CC4.
- When the instruction and data, both are present in the same memory, then the above situation creates conflict.
- 'Renaming' mechanism isolates the memory into two independent submemory blocks: code memory (stores instructions) and data memory (stores data).
- Refer the code memory (CM) in first stage and refer the DM (data memory) in fourth stage of the pipeline, so that accessing of these two memories in the same cycle does not create the conflict as described below:

CC = Clock cycles	
I _i = Instruction number	i

	CC1	CC2	CC3	CC4	CC5	CC6	CC7
l ₁	СМ	ID	ALU	DM	WB		
l ₂		СМ	ID	ALU	DM	WB	
l ₃			СМ	ID	ALU	DM	WB
l ₄				СМ	ID	ALU	DM
I ₅					СМ	ID	ALU
I ₆						СМ	ID
l ₇							СМ

Fig. 4.7 Resolution of Structural Hazards through Renaming



2) Data dependency:

• Consider the program segment where instruction J follows instruction I in a program order.

I : Instruction
J : Instruction
: : :
: : :

• Data dependency condition will be occurred in the pipeline when the instruction J tries to read the data before instruction I write it.

Example:

$$\begin{split} &I_1: & \text{Add } r_0, \ r_1, \ r_2; \overbrace{r_0} \leftarrow \ r_1 + r_2 \\ &I_2: & \text{Sub } r_3, \ r_0, \ r_2; \ r_3 \leftarrow \overbrace{r_0} - r_2 \end{split}$$

Note:

A non-pipelined manner of execution does not suffer from any data dependency. Instructions are executed successively, i.e If there exists a register A which is modified by instruction Y and read by instruction X, then instruction X cannot start before instruction Y completes execution.

• If the above code is running on a pipelined processor, then data dependency condition will occur because I₂ is executed along with I₁. So I₂ tries to read the register r₀ data before I₁ writes it. Therefore, I₂ incorrectly accesses the old value from the register r₀ (data loss) as described below:




Fig. 4.8 Data Hazards

- To minimize the data hazards, hardware mechanism is used, i.e. operand forwarding, also called as bypassing or short-circuiting.
- This technique states that, use the buffer between the stages to hold the intermediate operation result, so that dependent instruction will be accessing the new value from the buffer before updating the register file.
- In this technique, last stage operation is modified to perform:

Means the updated data is immediately available to read, therefore buffer is not required at the end of last stage.

• Consider the following program segment, executed on a RISC pipeline using operand forwarding technique.

• Adjacent data dependency is known as 'true data dependency'.

That is,
$$I_2 \rightarrow I_1 (r_0)$$

$$l_3 \rightarrow l_2 (r_3)$$

$$I_4 \rightarrow I_2 (r_4)$$

Non-adjacent data dependency is known as, data dependency only.
 Because it is eliminated via true data dependency.

That is,
$$I_3 \rightarrow I_1 (r_0)$$

$$I_4 \rightarrow I_1 (r_0)$$



• Control dependency will occur in the pipeline when transfer of control (TOC) instructions are executed in the pipeline.

Code:

Instruction fetch micro-program (µ) program:




Fig. 4.9 Control Hazards

• In the above execution sequence, unwanted instruction is executed in the pipeline, so it brings the unwanted behaviour in the program output. This kind of disturbance in the pipeline is called as control dependency.





 To handle the above problem, "Flush" operation is used, also called as freeze operation.

This operation states that, insert the NOP instruction after the JMP instruction to suspend the unwanted instruction fetch.

Code with flush operation:




Fig. 4.10 Delayed Branch Technique

 Number of stalls created in the pipeline due to a branch instruction is called as branch penalty.

It depends on the availability of the TA (target address) in the pipeline, i.e.

• In the RISC pipeline, branch penalty is always 1 because TA is available in the second stage.

Note:

In the hypothetical pipelines, TA availability is given as:

a) Stage number given, then

b) Stage name given, then

c) Until the instruction is completed (or) all instructions are proceed through all the stages, then

Total number of stalls created from the branches/program:

Number of Branch Number of instructions stalls/branch per program

BRANCH PREDICTION BUFFER

- To minimize the control hazards, hardware mechanism is used, i.e. 'branch prediction buffer', also called as 'branch target buffer' or 'loop buffer'.
- It is a high-speed buffer, present in the first stage of the pipeline used to hold the predicted target addresses.
 - If the TA is present in the first stage, then no stall is present. (Prediction is possible when the program contains loops.)



Note:

If the question states that the pipeline is with branch prediction, then we can assume that TA is present in the first stage. Otherwise (without branch prediction) assume that TA is not present in the first stage.

Note:

To minimize the control hazards, software mechanism is also used, i.e. 'delayed branch'.

Delayed branch:

It is a compiler technique, so compiler re-arranges the code to avoid the stall, if possible. Otherwise substitute the NOP instruction after the JMP instruction to preserve the execution path, if not possible to rearrange.

User code:

Expected output sequence: $I_1 - I_2 - I_3 - BI_1 - BI_2$

Actual output sequence : $I_1 - I_2 - I_3 - \underbrace{0}_4 - BI_1 - BI_2$ Unwanted

Delayed branch:

a) Re-arrangement

I ₁	
I₃ (JMP	BI₁)
I_2	
I_4	
BI₁	
BI_2	

PC = I ₁	CC1	CC2	CC3	CC4	CC5
I ₁	IF PC:I₃	ID	EX	МА	WB
I_3		IF PC:I ₂	ID unconditional : TOC PC :	EX	MA
I_2			IF PC:¼BI₁	ID	EX
BI ₁				IF PC:Bl ₂	ID
BI_2					IF PC:BI ₃
			п		3

Actual output sequence is:

Execution sequence is different but program output is same (without stall)

uncond: TOC → Unconditional transfer of control


Fig. 4.11 Re-arrangement

b) NOP substitution:

Fig. 4.12 NOP Substitution

Hazards:

- Hazard is a delay.
- Delay present in the pipeline is due to a dependency conditions.
- Three kinds of a hazards are possible in the pipeline:
 - 1) Structural hazard
 - 2) Data hazard
 - 3) Control hazard
- Data hazard is further classified into three types, based on the order of the read and write operations.





PRACTICE QUESTIONS

Consider these two instructions:

ADD R1, R2, R3

SUB R2, R4, R5

Which of the following is true?

- a) It is an anti-dependency.
- b) It is an output dependency
- c) It is true dependency
- d) Instructions are free from all dependencies

Sol: a)

ADD R1, R2, R3 is equivalent to R1 \leftarrow R2 + R3

SUB R2, R4, R5 is equivalent to R2 \leftarrow R4 - R5

Clearly, it is write-after-read (WAR) dependency which is also known as anti-dependency.

Consider the two instructions given below:

DIV R1, R2, R3

ADD R1, R4, R3

Which of the following dependencies can be noticed in these instructions?

- a) Data dependency
- b) Anti dependency
- c) Output dependency
- d) Instructions are free from any kind of dependency

Sol: c)

DIV R1, R2, R3 is equivalent to R1 $\leftarrow \frac{R2}{R3}$

ADD R1, R4, R3 can be converted to R1 \leftarrow R4 + R3

In both the instructions, result is written in R1, hence it is write-after-write (WAW) hazard which is also known as output dependency.



- Which of the following technique cannot be used to handle the control hazards?
 - a) Delayed branch

b) Operand forwarding

c) Branch prediction

d) Multiple pipelines

Sol: b)

- **a)** Delayed branch is the software solution provided by the compiler for control dependencies.
- **b)** Operand forwarding is the solution for data dependencies.
- c) Branch prediction is the hardware solution for control dependencies.
- d) Multiple pipelines are the solutions for control hazard. In one pipeline, the execution takes place if the next instruction is sequential instruction after branch, i.e. branch is not taken. In another pipeline, execution of target in struction (not the sequential instruction after branch instruction) takes place.
- O11 Consider the following code having a sequence of instructions:

Instruction	Meaning
I ₁ : MUL R1, R2, R3	R1 ← R2 × R3
I ₂ : ADD R5, R4, R1	R5 ← R4 + R1
I ₃ : SUB R1, R5, R2	R1 ← R5 – R2
I ₄ : DIV R3, R4, R5	$R3 \leftarrow \frac{R4}{R5}$

Calculate the total number of dependencies including RAW, WAR and WAW. Assume instructions have the same execution sequence as given above.

a) 4

- b) 5
- c) 6
- d) 7

Sol: c)

Consider the following RAW dependencies:

 $\begin{array}{c} \text{I}_{_1} & : \text{MUL R1, R2, R3} \\ & \text{R1} \leftarrow \text{R2} \times \text{R3} \end{array}$

 $I_2 \qquad : \text{ADD R5, R4, R1}$ $\text{R5} \leftarrow \text{R4 + R1}$

$$\begin{aligned} \textbf{I}_3 & : \text{SUB R1, R5, R2} \\ & & \text{R1} \leftarrow \text{R5 - R2} \\ \textbf{I}_4 & : \text{DIV R3, R4, R5} \\ & & \text{R3} \leftarrow \frac{\text{R4}}{\text{R5}} \end{aligned}$$

$$\begin{array}{l} |I_1 \rightarrow I_2 \\ |I_2 \rightarrow I_3 \\ |I_2 \rightarrow I_4 \end{array} \\ \text{RAW} \left(\text{read-after-write} \right) \text{dependencies} \\ |I_1 \rightarrow I_4 \\ |I_2 \rightarrow I_3 \end{aligned} \\ \text{WAR} \left(\text{write-after-write} \right) \text{dependencies}$$

$$I_1 \rightarrow I_3$$
 WAW (write-after-write) dependency

RAW = 3 dependencies

WAR = 2 dependencies

WAW = 1 dependency

Total = 3 + 2 + 1 = 6 dependencies

O12 Consider the following two instructions:

MUL R3, R1, R2 DIV R5, R4, R3

Which of the following dependency can be observed in these instructions?

- a) True dependency
- b) Anti dependency
- c) Output dependency
- d) Instructions are free from any kind of dependencies

Sol: a)

- **1)** MUL R3, R1, R2 is equivalent to R3 \leftarrow R1 \times R2
- **2)** DIV R5, R4, R3 is equivalent to R5 $\leftarrow \frac{\text{R4}}{\text{R3}}$

Here result is written on R3 in multiplication instruction and then contents in R3 is read in division instruction. Clearly it is a case of RAW hazard which is also known as true dependency.



- CPU always executes the program in a sequence called as in-order execution.
- In this execution sequence, if instruction is dependent, then the remaining instructions are also sharing the stall cycles, even if they are independent.

Code:

$$I_1: ADD(r_0, r_1, r_2)$$
 $I_2: SUB(r_3, r_0, r_4)$

$$I_3: MUL r_4, r_5, r_6$$

$$I_4:DIV r_3, r_7, r_8$$

In-order execution sequence is:


$$I_1 - I_2 - I_3 - I_4$$

Stalls

- In the above code, I₂ is data dependent on I₁, so I₂ will be waiting until the I₁ execution is completed. This waiting creates stalls in the pipeline. These stalls are also shared by the I₃ and I₄ instructions, even they are independent.
- To handle this problem, 'operand forwarding' technique is used.
- If the CPU doesn't support this technique, then instruction scheduling concept is used to optimize the stalls.
- Instruction scheduling executes the independent instructions first, called as out of execution order (re-order).
 That is,

$$\begin{bmatrix} I_1 - I_3 - I_4 - I_2 \end{bmatrix}$$

• Out of order execution creates two more dependencies in the pipeline:



data before instruction I writes it.

Note:

To handle the above dependency conditions, hardware mechanism is used. That is 'register renaming'.

Performance evaluation with stalls:

before instruction I reads it.

$$S(\text{speed up}) = \frac{\text{Average instruction ET}_{\text{non pipeline}}}{\text{Average instruction ET}_{\text{pipeline}}}$$

$$S(\text{speed up}) = \frac{\text{CPI}_{\text{nonpipe}} * \text{Cycletime}_{\text{nonpipe}}}{\text{CPI}_{\text{pipe}} * \text{Cycletime}_{\text{pipe}}}$$

- Ideal CPI of pipeline is always 1.
- But due to the dependency problem, extra cycles are created in the pipeline. So,

$$S(\text{speed up}) = \frac{\text{CPI}_{\text{nonpipe}} * \text{Cycle time}_{\text{nonpipe}}}{\left(1 + \text{number of stalls per instruction}\right) * \text{Cycle time}_{\text{pipe}}}$$



PRACTICE QUESTIONS

Consider a 5-stage pipeline having stages as instruction: Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (Ex) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages takes 1 clock cycle each but the EX stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage then calculate the total execution time of below program. Assume the clock rate of pipeline processor as 5 GHz.

Instruction number	Instruction	Meaning
I,	DIV A, B, C	$A \leftarrow \frac{B}{C}$
I ₂	MUL F, E, D	$F \leftarrow E \times D$
I ₃	SUB Y, A, F	Y ← A − F
I ₄	ADD H, Y, G	H ← Y + G


Sol: 2.2

	1	2	3	4	5	6	7	8	9	10	11
I ₁	IF	ID	OF	EX	EX	EX	WB				
I ₂		IF	ID	OF	_	_	EX	EX	WB		
l ₃			IF	ID	_	_	OF	_	EX	WB	
I ₄				IF	ID	-	-	OF	-	EX	WB

Here operand forwarding is used from EX to OF stage.

- I₁ DIV A, B, C
- I₂ MUL F, E, D
- I₂ SUB Y, A, F
- I₄ ADD H, Y, G

Instruction I_3 is dependent on both I_1 and I_2 , so the operands for I_3 are fetched after the execution of instruction I_1 and I_2 .



Total execution time = Total number of clock cycles × clock cycle time

Clock cycle time =
$$\frac{1}{\text{clock rate}}$$

= $\frac{1}{5 \times 10^9}$ s
= 0.2×10^{-9} s
= 0.2 ns
Total execution time = $11 \times 0.2 \text{ ns}$
= 2.2 ns

O1⊿ Given below is a set of instructions:

$$\begin{aligned} \mathbf{I_0:} & \mathbf{A} \leftarrow \mathbf{B} + \mathbf{C} \\ \mathbf{I_1:} & \mathbf{B} \leftarrow \mathbf{A} - \mathbf{C} \\ \mathbf{I_2:} & \mathbf{C} \leftarrow \mathbf{B} \times \mathbf{A} \\ \mathbf{I_3:} & \mathbf{A} \leftarrow \mathbf{C/B} \\ \mathbf{I_4:} & \mathbf{B} \leftarrow \mathbf{A} \end{aligned}$$

Where A, B and C are registers.

How many true data dependency, anti-data dependency and output data dependency exist?

Sol: d)

True data dependency \rightarrow RAW hazards

$$I_1 - I_0$$
 over A
 $I_2 - I_1$ over B
 $I_3 - I_2$ over C
 $I_4 - I_3$ over A

Anti data dependency \rightarrow WAR hazards

```
\begin{array}{c} I_1 - I_0 \text{ over B} \\ I_4 - I_0 \text{ over B} \\ I_2 - I_0 \text{ over C} \\ I_2 - I_1 \text{ over C} \\ I_3 - I_1 \text{ over A} \\ I_4 - I_2 \text{ over B} \\ I_4 - I_3 \text{ over B} \\ I_3 - I_2 \text{ over A} \\ \end{array}
\begin{array}{c} Output \text{ data dependency} \rightarrow \text{WAW} \\ I_0 - I_3 \text{ over A} \\ I_1 - I_4 \text{ over B} \\ \end{array}
```

Consider a pipeline architecture having 5 stages. Except the third stage, all instructions spend one cycle in the other stages. The third stage takes 3 clock cycles for instruction LOAD. What is the count of clock cycles required for the execution of the following machine code using optimization?

$$\begin{split} &\textbf{I}_{0}\text{: LOAD R}_{0},\textbf{3}(\textbf{R}_{1}); \, \textbf{R}_{0} \leftarrow \textbf{[3+[R_{1}]]} \\ &\textbf{I}_{1}\text{: ADD R}_{2}, \, \textbf{R}_{0}, \, \textbf{R}_{1}; \, \textbf{R}_{2} \leftarrow \textbf{R}_{0} + \textbf{R}_{1} \\ &\textbf{I}_{2}\text{: LOAD R}_{3}, \, \textbf{4}(\textbf{R}_{4}); \, \textbf{R}_{3} \leftarrow \textbf{[4+[R_{4}]]} \\ &\textbf{I}_{3}\text{: SUB R}_{5}, \, \textbf{R}_{3}, \, \textbf{R}_{4}; \, \textbf{R}_{5} \leftarrow \textbf{R}_{3} - \textbf{R}_{4} \end{split}$$

Sol: 14

operand forwarding through interstage buffer register

	1	2	3	4	5	6	7 7	8	9	10	11	12	13	14
Io	IF	ID	EX	МА	MA	МА	WB							
I ₁		IF	ID	ID	ID	ID	EX	MA	WB					
I_2			IF	IF	IF	IF	ID	EX	MA	MA	MA	WB		
l ₃							IF	ID	ID	ID	ID	EΧ	MA	WB
												7		

operand forwarding through interstage buffer register

 I_1 depends on I_0 for value in R_0 . Since I_0 is LOAD instruction that requires memory access, R_0 data will be available after MA stage in the buffer. (Assuming no stage delays.)



[** Similar explanation for I3 and I4 **]

... Number of clock cycles required = 14

A 6-stage pipelined processor is uniformly balanced with a stage propagation delay of 10 ns. A program segment comprising of 40% unconditional branch instructions is executed on this architecture. The target address for branch operation is not available until the last stage. Estimate the average execution time of the processor.

a) 30 ns

b) 20 ns

c) 15 ns

d) 35 ns

Sol: a)

Given that the instruction after branch is not fetched till the branch instruction is completed. So CPI for branch instruction = 6, because we come to known about the target address after the last stage (6th stage) of pipeline.

For normal (non-branch) instructions, CPI = 1.

Given that we have only unconditional branch, so definitely we will have a branch during these unconditional branch instructions.

Let the total instructions = n

Branch instructions = 40% of n

Average CPI = Total Instructions

$$= \frac{(60\% \text{ of n}) \times 1 + (40\% \text{ of n}) \times 6}{n}$$

$$= \frac{0.6 \text{ n} \times 1 + 0.4 \text{ n} \times 6}{n}$$

$$= \frac{0.6 \text{ n} + 2.4 \text{ n}}{n} = 3$$

Average-instruction execution time = Average CPI \times T_{pipeline} = 3 \times 10 ns (Clock cycle time T_{pipeline} = 10 ns) = 30 ns



- Consider a non-pipelined processor running at 4 GHz. it takes 10 cycles to finish an instruction. Designers have converted it into 10-stage pipeline processor but the hardware overhead makes the frequency of new design as 2 GHz. Due to instruction cache miss, 20% of the instructions cause a stall of 15 cycles during the instruction fetch (IF) stage. There are no other hazards in the system. Calculate the speed up of pipelined processor over non-pipelined processor.
 - a) 1.75
- b) 1.25
- c) 2.25
- d) 2.75

Sol: b)

Execution time of non-pipelined processor = Number of clock cycles * clock cycle time.

Clock cycle time =
$$\frac{1}{\text{Frequency}}$$

Execution time for non-pipelined processor = $10 \times \frac{1}{4 \times 10^9}$ s = 2.5×10^{-9} s = 2.5 ns

• Effective CPI for pipelined processor = Ideal CPI + (Percentage of Instruction cache miss) × (Stalls due to instructions cache miss)

$$= 1 + (20\%) \times 15$$

$$= 1 + 0.2 \times 15$$

$$= 1 + 3 = 4$$

Execution time of pipelined processor = Effective CPI × Clock cycle time

clock cycle time =
$$\frac{1}{\text{Frequency}}$$

= $\frac{1}{2 \times 10^9}$ s

Execution time of pipeline processor

$$= 4 \times \frac{1}{2 \times 10^{9}} \text{ s}$$
$$= 2 \times 10^{-9} \text{ s}$$
$$= 2 \text{ ns}$$

speedup =
$$\frac{\text{Non-pipelined execution time}}{\text{Pipelined execution time}}$$

= $\frac{2.5 \,\text{ns}}{2 \,\text{ns}} = \frac{1.25}{1.25}$

Pipelining

Consider a pipeline of 5 stages. In this pipeline we have 50% of the unconditional branch instructions whose target address is known after third stage only, rest of the instructions are normal instructions. There is no penalty for normal instructions. The clock cycle time for this pipelined processor is 100 ns. Calculate the throughput in MIPS (million instructions per second).

a) 4 MIPS

b) 8 MIPS

c) 5 MIPS

d) 7 MIPS

Sol: c)

Let total instructions = x

Unconditional branched instructions = 50% of x

$$= 0.5$$

CPI for unconditional branched instructions = 3 (target address is known after third stage only).

CPI for normal instructions = 1

Average CPI =
$$\frac{0.5x \times 3 + 0.5x \times 1}{x} = \frac{1.5x + 0.5x}{x} = \frac{2x}{x} = 2$$

Note:

Total instructions

• Execution time for 1 instruction = Average CPI × Clock cycle time

$$= 2 \times 100 \text{ ns} = 200 \text{ ns}$$

1 instruction takes = 200 ns

1 instruction = 200×10^{-9} s


$$1 s = \frac{1}{200 \times 10^{-9}} instructions$$

$$1 s = \frac{10^9}{200} instructions$$

$$1 s = \frac{10^3}{200} \times 10^6 instructions$$

= 5×10^6 instructions

= 5 MIPS




Sol: a)

Pipeline is without branch prediction buffer

↓ Stalls are present

Since, target address is available at the fourth stage, number of stalls = 4 - 1 = 3Program



Number of stalls/instruction = $(0.6 \times 0) + (0.4 \times 0.7 \times 3)$ + $(0.4 \times 0.3 \times 0.6 \times 3)$ + $(0.4 \times 0.3 \times 0.4 \times 0)$ = 1.056

Performance gain =
$$\frac{K}{1 + \text{Number of stalls / instructions}} = \frac{5}{1 + 1.056}$$

= 2.43

Consider a 8-stage pipeline operated with 3ns clock pulse is used to execute a program segment. There are 20 instructions in that program numbered from I_1 to I_{20} . I_5 is an unconditional JMP instruction that transfers the control to I_{17} . Assuming that the target address is available at the last stage of the pipeline. What is the execution time of the program (in nanoseconds)?

a) 72

b) 69

c) 75

d) 66

Sol: b)

Since target address is available at the last stage of the pipeline, number of stalls = 8 - 1 = 7.

Successful execution:

$$I_{1} - I_{2} - I_{3} - I_{4} - I_{5} - NOP - NOP - NOP - NOP - NOP - NOP - I_{17} - I_{18} - I_{19} - I_{20}$$

n = 16

 $\therefore \text{ Execution time}_{pipe} = (K + n - 1) \times tp$ $= (8 + 16 - 1) \times 3ns$

= 69 ns



Chapter Summary



• Pipeline definition:

The definition states that, insert the new input into the pipeline before computation of an old input, so new input is executing along with the old input called as overlapping execution.

- Design of pipeline:
 - a) Uniform delay pipeline:

Cycle time
$$(t_p)$$
 = Stage delay

b) Non-uniform delay pipeline:

Cycle time
$$(t_p)$$
 = Maximum (Stage delay)

c) If buffer delay present in the pipeline:

Cycle time
$$(t_p)$$
 = Maximum (Stage delay + Buffer delay)

• Performance analysis of pipeline:

$$S = \frac{n.t_n}{(K + n - 1)t_p}$$
 (When n is finite)

$$S = \frac{t_n}{t_p}$$
, when n approaches to infinity (∞)

- Types of pipelines:
 - 1) Linear pipeline: This type of pipeline contains forward connections only.
 - 2) Non-linear pipeline: This pipeline contains forward and backward connection.
- Dependencies in the pipeline:
 - 1) Structural dependency: It occurs in the pipeline due to a resource conflict
 - 2) Data dependency: Data dependency condition will occur in the pipeline when the instruction J tries to read the data before instruction I write it.
 - **3) Control dependency:** Control dependency will occur in the pipeline when transfer of control (TOC) instructions are executed in the pipeline.
- **Delayed branch:** It is a compiler technique, so compiler rearranges the code to avoid the stall.
- **Hazards:** Hazard is a delay which is present in the pipeline due to a dependency condition.



Chapter Summary

Three kinds of a hazards are possible in the pipeline:

- 1) Structural hazard
- 2) Data hazard
- 3) Control hazard
- Data hazard is further classified into three types:
 - i) RAW (read-after-write) hazard
 - ii) WAR (write-after-write) hazard
 - iii) WAW (write-after-write) hazard
- **Operand forwarding:** It is a hardware mechanism used to minimize the data hazards.
- Instruction scheduling: It is used when operand forwarding is not supported.
- Performance evaluation with stalls:

$$S(\text{speed up}) = \frac{\text{CPI}_{\text{nonpipe}} * \text{cycle time}_{\text{nonpipe}}}{\left(1 + \text{number of stalls per instruction}\right) * \text{cycle time}_{\text{pipe}}}$$