

or First Convert  $\langle 1200, 9, 40 \rangle$  into sector address. The process of converting into sector address is discussed or explained in previous question.

$$\text{Sector address} = (1200 \times 16 \times 64) + (9 \times 64) + 40 \\ = 1229416$$

$$\text{No. of sector to store file} = \frac{\text{file size}}{\text{sector size}} = \frac{42797 \text{ KB}}{512 \text{ Bytes}} \\ = 85594$$

$$\text{Last sector to store file} = 1229416 + 85594 \\ = 1315010$$

$$\text{Cylinder number of the last sector of the file} = \left\lfloor \frac{1315010}{16 \times 64} \right\rfloor \\ = 1284$$

Answer 1284

**Q10.** When the processor constantly checks the status of an I/O device, this is called:

- (a) Memory mapped I/O
- (b) Asynchronous communication
- (c) Interrupt-Driven I/O
- (d) Polling

Answer : (d)

Solution :

When processor constantly check the status of an I/O device this is called polling.

**Answer: D**

**Q11.** What advantage(s) does Interrupt-Driven I/O have over polling?

- (a) Interrupt-Driven I/O is synchronous while polling is asynchronous
- (b) Interrupt-Driven I/O does not require any additional hardware
- (c) Interrupt-Driven I/O allows the computer to process other tasks while waiting for I/O
- (d) Interrupt-Driven I/O can be memory-mapped while polling cannot

Answer : (c)

Solution :

In interrupt driven I/O allow the computer to process other tasks while waiting for I/O.

	<b>Answer: C</b>
Q12.	<p><b>[MSQ]</b></p> <p>Which of the following statements below is/are true?</p> <p>(a) In polling, I/O devices set flags that must be periodically checked by the CPU</p> <p>(b) When using interrupts, the CPU interrupts I/O devices when an I/O event happens</p> <p>(c) The overhead of polling depends on the polling frequency</p> <p>(d) Polling is often a viable option for slow and asynchronous devices</p> <p>Answer :( a)&amp;(c)</p> <p>Solution :</p> <p>(a) True, In polling I/O device set flag that must be periodically check by CPU true.</p> <p>(b) False because CPU does not generate interrupt. Interrupt are generated by I/O device.</p> <p>(c) True</p> <p>(d) False</p> <p><b>Answer: (a)&amp;(c)</b></p>
Q13.	<p>When the processor treats I/O devices as locations in memory and uses the same instructions to access them, this is called:</p> <p>(a) Memory mapped I/O</p> <p>(b) Asynchronous communication</p> <p>(c) Synchronous communication</p> <p>(d) Interrupt-Driven I/O</p> <p>Answer : (a)</p> <p>Solution :</p> <p>Memory mapped I/O uses the same address space to address both memory and I/O.</p> <p><b>Answer: A</b></p>
Q14.	<p><b>[MSQ]</b></p> <p>Which of the following is /are advantages of cycle stealing in DMA.</p> <p>(a) It increases the maximum I/O transfer rate.</p> <p>(b) It reduces the interference by the DMA controller in the CPU's memory access.</p> <p>(c) It is beneficially employed for I/O device with shorter bursts of data transfer.</p> <p>(d) None of the above</p> <p>Answer : (a)(b)&amp;(c)</p> <p>Solution :</p> <p>All are the advantages of cycle stealing mode .</p>
Q15.	<p>The main reason for implementing DMA in a computer system is</p> <p>(a) To free off the CPU from cache coherency problems.</p>





	<p>4000*20→80,000 character print in one minute.  and interrupt are generated per single character and so total interrupt generate  = 80,000.  and for handling single interrupt = 50microseconds are required.  for handling 80,000 interrupt number of time= 80,000*50 =40,00000 used  ⇒4sec  →<math>\frac{4}{60}</math> Minute, consumed by CPU to handle interrupt = 0.06666 = 6.67%  <b>Answer: 6.67</b></p>
Q23.	<p>Assume the number of clock cycles for a polling operation, including transferring to the polling routine, accessing the device, and restarting the user program, is 400 cycles, with a 500 MHz clock. The mouse must be polled 30 times a second to ensure that no user movement is missed. Fraction of CPU time (in %) consumed for polling is_____</p> <p>Answer : (0.002)</p> <p>Solution :</p>
Q24.	<p>Suppose we want to read 5000 bytes in programmed I/O mode of transfer, where the bus width is 16 bits. Each time an interrupt occurs, it takes 10 microseconds to service it (i.e. transfer 16 bits). The CPU time required to read 5000 bytes is _____milliseconds.</p> <p>Answer :( 25)</p> <p>Solution :</p> <p>25 milliseconds.</p> <p>2 byte transfer requires a minimum of 10 microseconds.</p> <p>So, 5000 bytes transfer will require: <math>10 / 2 * 5000 = 25,000</math> microseconds =  25  milliseconds.</p>
Q25.	<p>Consider a system employing interrupt-driven I/O for a particular device that transfers data at an average of 10000 bytes per second on a continuous basis. If interrupt processing takes 50 μs, what fraction(in percent) of CPU time is consumed by this I/O device if it interrupts for every byte?_____</p> <p>Answer : ( 50)</p> <p>Solution :</p>



Q-25

Q.25Interrupt processing time = 50  $\mu$ sec. $1 \text{ second} = 10000 \text{ Bytes.}$ 

$$1 \text{ Byte} = \frac{1 \text{ sec}}{10000}$$

$$1 \text{ Byte} = \frac{10^6 \text{ } \mu\text{sec}}{10000}$$

$$1 \text{ Byte} = 100 \text{ } \mu\text{sec.}$$

$$\text{Percentage of CPU time consumed} = \frac{\text{Interrupt processing time of 1 byte}}{\text{Actual time to transfer 1 Byte}} \times 100$$

$$= \frac{50}{100} \times 100$$

$$= 50 \%$$

Answer 50

- Q26.** The size of the data count register of a DMA controller is 16 bits. The processor needs to transfer a file of 32 Mbytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is \_\_\_\_\_

Answer : (512)

Solution :

Maximum number that can be stored in 16 bits is  $2^{16} - 1 = 65535 = 64\text{K}$  (approx.)

So, up to 64K bytes of data can be transferred by the DMA controller at a time.

Number of times DMA controller needs to be invoked =  $2^{15} \text{ K} / 64 \text{ K} = 512$

- Q27.** A hard disk with a transfer rate of 1 Mbytes/ second is constantly transferring data to memory using DMA. The processor runs at 500 MHz, and takes 500 and 1000 clock cycles to initiate and complete DMA transfer respectively. If the size of the transfer is 1 Kbytes, what is the percentage of processor time consumed for the transfer operation? \_\_\_\_\_ (Rounded off to three decimal

places)

Answer : (0.292)

Solution :

Q.27  
Soln

$$\text{Transfer rate} = 1 \text{ MB per second}$$

$$1 \text{ MB} = 1 \text{ sec}$$

$$1 \times 10^6 \text{ Bytes} = 1 \text{ sec.}$$

$$1 \text{ Byte} = \frac{1}{1 \times 10^6} \text{ sec}$$

$$2^{10} \text{ Bytes} = \frac{2^{10}}{10^6} \text{ sec}$$

$$= 1024 \text{ microsecond}$$

$$\text{Cycle time} = \frac{1}{500 \times 10^6} \text{ second}$$

$$\text{Cycle require for initialization and termination} = 500 + 1000$$

$$= 1500 \text{ cycle}$$

$$\phi_0 \text{ time} = 1500 \times \frac{1}{500 \times 10^6} \text{ sec}$$

$$= 3 \text{ microsecond}$$

$$\text{Percentage of CPU time consumed} = \frac{\text{Initialization + Termination time} \times 100}{\text{Total time}}$$

$$\% \text{ of CPU time consumed} = \frac{3}{1024} \times 100$$

$$= 0.29296875$$

$$= 0.293 \%$$

Answer:- 0.293

- Q28.** A DMA controller transfers 4 byte words from an input device to memory in one clock cycle using cycle stealing. The input device transmits data at a rate of 9600 bytes per second. The CPU is fetching and executing instructions at an average rate of 1,000,000 instructions per second. Assume that size of each instruction is 4 bytes. The CPU will be slowed down because of the DMA transfer by \_\_\_\_\_ percent.



Answer : (0.24)

Solution :

In 1 second, the input device transfers 9600 bytes of data.

This is equivalent to  $9600 / 4 = 2400$  DMA cycles, as 4 bytes are transferred every cycle.

Earlier, in 1 second, 1,000,000 instructions were executed.

But now, in 1 second,  $(1,000,000 - 2400) = 997600$  instructions are executed.

So, slowdown =  $2400 / 1000000 = 0.24 \%$

- Q29.** A hard drive with a maximum transfer rate of 1MB/sec is connected to a 32-bit, 10 MIPS CPU operating at a clock frequency of 100 MHz. Assume that the I/O interface is DMA based and it takes 500 clock cycles for the CPU to set-up the DMA controller. Also assume that the interrupt handling process at the end of the DMA transfer takes an additional 300 CPU clock cycles. If the data transfer is done using 2000 Bytes blocks, what is the percentage of the CPU time consumed in handling the hard drive? \_\_\_\_\_

Solution

Since the hard drive transfers at 1MB/sec, and each block size is 2KB, there are

$1000 / 2 = 500$  blocks transferred/sec

Every DMA transfer uses  $500 + 300 = 800$  CPU cycles. This gives us

$800 \times 500 = 400,000 = 400 \times 10^3$  cycles/sec For the 100 MHz CPU, this



	<p>corresponds to <math>(400 \times 10^3) / (100 \times 10^6) = 4 \times 10^{-3} = 0.4\%</math></p> <p>This would be the case when the hard drive is transferring data all the time.</p> <p>In actual situation, the drive will not be active all the time, and this number will be much smaller than 0.4%.</p>
<p><b>For the next two questions</b>, consider a system in which bus cycle takes 500 ns. Transfer of bus control in either direction, from processor to device or vice-versa, takes 250 ns. One of the I/O device has data transfer rate of 75 KB/sec and employs DMA. Data are transferred one byte at a time.</p>	
<b>Q30.</b>	<p>Suppose we employ DMA in a burst mode. That is, the DMA interface gains bus master ship prior to the start of block transfer and maintains control of the bus until the whole block is transferred. For how long (in nanoseconds) would the device tie up with the bus when transferring a block of 256 bytes?_____ (Rounding to 2 decimal places)</p> <p>Ans. Time to start + end DMA = <math>250 + 250 = 500</math> nsec. Since device is slow, the DMA speed is governed by device speed. Time taken by device</p> $= \frac{256}{75 \times 10^3} = 3.4 \text{ msec}$ <p>Total time = <math>500 \text{ nsec} + 3.4 \text{ msec} \approx 3.4 \text{ msec}</math>.</p>
<b>Q31.</b>	<p>Now suppose we employ DMA in a cycle stealing mode. That is, the DMA interface gains bus master ship prior to the start of each byte of data to be transferred and then return control to the CPU after each byte of data transferred. For how long (in nanoseconds) would the device tie up with the bus when transferring a block of 256 bytes?_____ (Rounding to 2 decimal places)</p> <p>Ans. The bus cycle is stolen for 256 times.</p> <p>Time for bus transfers (256 times) = <math>(250 + 250) \times 256 = 128,000</math> nsec.</p> <p>Time for 256 bus cycles = <math>256 \times 500 = 128,000</math> nsec.</p> <p>Total = <math>256,000</math> nsec. = <math>0.256</math> msec.</p>
<b>Q32.</b>	<p>Consider the following sequence of microinstructions</p> <p>t1: MAR ← (PC)</p> <p>t2: MBR ← (memory), PC ← (PC) + 1</p> <p>t3: IR ← (MBR)</p> <p>t4: MAR ← (PC)</p> <p>t5: MBR ← (memory), PC ← (PC) + 1</p> <p>t6: R1 ← R1 + (MBR)</p> <p>What operations do the following instructions perform?</p> <p>(a) Add the number NUM to register R1.</p> <p>(b) Add contents of memory location NUM to register R1.</p> <p>(c) Add contents of the memory location whose address is at memory location NUM to register R1</p> <p>(d) None of the above</p>