

Subject = WAA

Type = Unotes

Topic = Memory

40

Average access time

Heuristic

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2 + T_1) + (1-H_2)(1-H_1) H_3 (T_1 + T_2 + T_3) - \dots$$

$$= \sum_{j=0}^n \left[\prod_{i=0}^{j-1} (1-H_i) \right] H_j \left[\sum_{k=0}^j T_k \right]$$

Simultaneous access

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 T_2 + (1-H_1)(1-H_2) H_3 T_3 - \dots$$

$$= \sum_{j=0}^n \left[\prod_{i=0}^{j-1} (1-H_i) \right] H_j T_j$$

$$\text{Global miss rate} = \frac{\text{Number of Miss Operation in CM}}{\text{Total number of Memory References generated by CPU}}$$

$$\text{Local miss rate} = \frac{\text{Number of Miss Operation in CM}}{\text{Total NO. of Access to the CM}}$$


$$\text{Throughput of memory} = \frac{1}{T_{avg}} \text{ WPS [words per second]}$$

Floating Point IEEE


S	E	M	Value
0/1	E=0	M=0	± 0
0/1	E=255	M=0	$\pm \infty$
0/1	$1 \leq E \leq 254$	M=xxx	$\pm (-1)^S \times 1.M \times 2^{E-127}$ (Implicit normalized)
0/1	E=0	M $\neq 0$	$(-1)^S \times 0.M \times 2^{126}$ (Fractional form)
0/1	E=255	M $\neq 0$	NAN

Pipelining

$$\text{Speed-up (S)} = \frac{\text{non-pipeline time}}{\text{pipeline time}} = \frac{n \times t_n}{(k+n-1)t_p}$$

# when $n \gg k$ then

$$\text{(ideal) Speed up (S)} = \frac{t_n}{t_p}$$



when time required to perform 1 task is equal in pipeline & non-pipeline

$$t_n = k \times t_p$$

$$\text{(ideal) } S = k$$

$$\eta = \frac{S}{k}$$

$$\rightarrow \text{in general } (S = \frac{n \times t_n}{(k+n-1)t_p})$$

 \rightarrow if max or ideal speed asked

$$\rightarrow \text{if value of } n \text{ is not given } (S = \frac{t_n}{t_p})$$

Throughput

general

$$\frac{n}{(k+n-1)t_p}$$

ideal

$$\frac{1}{t_p}$$

$$\frac{1}{t_p} = \frac{1}{\text{cycle time}}$$

$$\text{frequency} = \frac{1}{\text{cycle time } (T_p)}$$

Total no. of cycles = $(k+n-1) +$ total stalls cycle# If branch condition is evaluated in i^{th} phase then no. of stalls cycles because of branch instruction = $i-1$ # Total time = total no. of cycle \times cycle time t_p

Pipeline Hazards

(2)

- ① Structural Hazard / Resource conflict
- ② Data Hazard / Data Dependency
- ③ Control Hazard / Branch Difficulty.

① Structural Hazard / Resource conflict

⇒ 2 different segments try to use same resource at same time.

- Solⁿ
- ① Increase stall cycles
 - ② Increase number of resources

② Data Hazard / Data Dependency

⇒ Result of an instruction is used as input in next

Solⁿ: ① provided by compiler (Delay Load) (Software)

e.g. $R1 \leftarrow R2 + R3$
 $R5 \leftarrow R1 + R4$ \Rightarrow $R1 \leftarrow R1 + R3$
 $R5 \leftarrow R1 + R4$ \leftarrow Independent or no. of operation

② (Hardware)

(i) Hardware interlock

e.g. IF DA of EXUB
IF DA - - of EXUB

(ii) Operand forwarding / Bypassing

e.g. 

Note ① NO stalls for ALU to ALU dependency

② stalls for ALU to memory
(or) mem to ALU

Data Hazards Classification

[RAW, WAW, WAR]

① RAW (Read After Write) (True data dependency)
If 'j' reads a source before it is written by 'i',
hence 'j' incorrectly gets old value.

i: $R1 \leftarrow R2 + R3$
j: $R5 \leftarrow R1 + R4$

$$\text{No. of stall} = \text{phase no. of WB} - \text{phase no. of OF}$$

WB :- write Back
OF :- operand fetch.

Solⁿ ① (S/W) Delay load

② (H/W)

(i) H/W interlock

(ii) Operand forwarding

2 stall cycle for branch depend instructions, if there are immediately depends

② WAW (Write after write) (Anti data dependency)
'j' writes in a destination before 'i' writes it.

i: $R1 \leftarrow R2 + R3$
j: $R1 \leftarrow R4 * R5$

Solⁿ ① Register Renaming

eg i: $R1 \leftarrow R2 + R3$
 $R9 \leftarrow R4 * R5$

← (different Register)

③ WAR (Write after Read) (Anti data dependency)

'j' writes a destination before 'i' reads it; hence 'i' incorrectly reads new value.

eg i: $R1 \leftarrow R2 + R3$
j: $R2 \leftarrow R5 + R7$

Solⁿ ① Register Renaming

Pipeline efficiency

(4)

In ideal case

~~$\eta = \frac{t_n}{t_p}$~~
~~when Hazard = S~~

$\eta = \frac{S}{S'}$ ← when Hazards
 ↑ no hazards

Control Hazards / Branch Difficulty

A general pipeline can't detect the branch problem

Solⁿ ① Delayed Branch (S/u)

② Branch prediction (t/u)

cycles per Instruction

$CPI = \frac{\text{Total cycles}}{\text{no of instructions}}$

$CPI = \frac{k+n-1}{n}$

In ideal conditions (k=1 ignored)

$CPI = 1$

with hazard

Assume because of hazard
 total extra stall cycle = n

$CPI = \frac{k+n+1}{n}$

In ideal condition

$CPI = \frac{n+n}{n}$
 (or)

$CPI = 1 + \frac{n}{n}$

$S_{ideal} = \frac{t_n}{CPI_{avg} \times t_p}$

one instruction time execution time = $CPI_{avg} \times t_p$

execution time of Pipeline = $CPI \times \max(\dots \text{stage})$