

12/02/2023

Lab - 04

Aim :- Implementation of various functions using CMOS technology

(i) 3 i/p NAND

(ii) $Y = \overline{ABC + D}$

(iii) $Y = \overline{AB + C(D+E)}$

(iv) 3 i/p NOR

Apparatus Required :- nappa software

Theory :-

CMOS - Complementary MOS

1) For any CMOS network, we use two combinatorial networks

a) pull-up network

b) pull-down network

2) Pull-up network is connected with PMOS devices with VDD

3) Pull down network is connected with ground and consists of n-mos devices

4) pull Down - network is Complementary of pull-up.

5) we want to design pull down-network and complement it as pull-up network.

6) For $A \cdot B \rightarrow$ series \rightarrow Complementary = Parallel

$A + B \rightarrow$ Parallel \rightarrow Complementary = series

Procedure :-


① make the CMOS circuit using pull-up, pull-down logic by series Parallel combinations.

② Name the nodes of the circuit by numbers and give 0 as ground always.


③ make netlist by nodes

④ plot the graphs b/w v_{out} & v_{in} [by changing v_{in} (A, B, C)]


CMOS & Complementary MOS



$$Y = \overline{A \cdot B} \text{ (series)}$$



$$Y = \overline{A + B} \text{ (parallel)}$$



23/11

(1) NAND:

Logic for NAND gate is $Y = \overline{A \cdot B \cdot C}$

* Let us consider $B = C = 1$ [as 5V] and now vary the A by pulses.

* If $A = 1$ $Y = 0$ } work as inverter type (complementary)
 $A = 0$ $Y = 1$

Code:-

***Nandgate

V1 3 0 Pulse (0 5 0 0 0 10m 20m)

V2 2 0 dc 5V

V3 1 0 dc 5V

Vd 7 0 dc 5V.

• model nmod nmos level = 54 version = 4.7

• model pmod pmos level = 54 version = 4.7

m1n 4 1 0 0 nmod w = 100u l = 10u

m2n 5 2 4 4 nmod w = 100u l = 10u

m3n 6 3 5 5 nmod w = 100u l = 10u

m1p 6 1 7 7 pmod w = 100u l = 10u

m2p 6 2 7 7 pmod w = 100u l = 10u

m3p 6 3 7 7 pmod w = 100u l = 10u

• tran 0.1m 100m

• Control


run

Plot v(6) v(3)

• endc


• end

NAND: $Y = \overline{ABC}$



output

tran1: ***nandgate



(ii) Logic 1 $\& \ Y = \overline{ABC + D}$

Let us consider $B=0$, $A=C=1$, so then output only depends on D . So give input D as transient

If $D=0$ $Y=1$ } complementary
 $D=1$ $Y=0$

Code:-

*** Logic 1.

V4 4 0 Pulse (0 5 0 0 0 10m 20m)

V2 2 0 dc 0V

V3 3 0 dc 5V

V1 1 0 dc 5V

Vd 9 0 dc 5V

• model nmod nmos level=54 version=4.7

• model pmod pmos level=54 version=4.7

m1n 5 1 0 0 nmod w=100u d=10u

m2n 6 2 5 5 nmod w=100u d=10u

m3n 7 3 6 6 nmod w=100u d=10u

m4n 7 4 0 0 nmod w=100u d=10u

m1p 7 4 8 8 pmod w=100u d=10u

m2p 8 3 9 9 pmod w=100u d=10u

m3p 8 2 9 9 pmod w=100u d=10u

m4p 8 1 9 9 pmod w=100u d=10u

• tran 0.1m 100m

• control


run

plot V(7) V(4)


• end C

• end

Logic (1) $Y = \overline{ABC} + D$



output:



(iii) Logic 2 $Y = (AB + C(D+E))'$

Let us consider $B=1$ and $C=0$, $D=E=1$ then output only depends on A. So give input for A as pulses. If $A=0$ $Y=1$ } Complementary
 $A=1$ $Y=0$ }

Code:-

*** Logic 2 $Y = (AB + C(D+E))'$ *

V1 2 0 pulse (0 5 0 0 0 0 0 20m)

V2 2 0 dc 5V

V3 3 0 dc 0V

V4 4 0 dc 5V

V5 5 0 dc 5V

Vd 11 0 dc 5V

• model nmos nmos bvel=54 version=4.7

• model pmod pmos bvel=54 version=4.7

m1n 8 2 6 6 nmod w=100u d=10u

m2n 6 1 0 0 nmod w=100u d=10u

m3n 8 3 7 7 nmod w=100u d=10u

m4n 7 4 0 0 nmod w=100u d=10u

m5n 7 5 0 0 nmod w=100u d=10u

m1p 8 3 10 10 pmod w=100u d=10u

m2p 8 5 9 9 pmod w=100u d=10u

m3p 9 4 10 10 pmod w=100u d=10u

m4p 10 2 11 11 pmod w=100u d=10u

m5p 10 1 11 11 pmod w=100u d=10u

• txan 0.1m 100m.

• control


run

Plot v(8) v(2)


• endc

• end.

Logic 2 $Y = AB + C(D+E)$



Output:



NOR gate:-

Logic expression for NOR gate is $Y = \overline{A+B+C}$

So, let us consider $B = 5V(1)$; $C = 0$; $A = \text{Pulse}$ then the output

$Y = 1$ [$A = 0$] is constant.

$Y = 1$ [$A = 1$].

Code:-

***NOR Gate

V1 1 0 Pulse (0 5 0 0 0 10m 20m)

V2 2 0 dc 5V

V3 3 0 dc 0V

V4 7 0 dc 5V

• model nmod nmos level = 54 version = 4.7

• model pmod pmos level = 54 version = 4.7

m1n 4 1 0 0 nmod w = 100u l = 10u

m2n 4 2 0 0 nmod w = 100u l = 10u

m3n 4 3 0 0 nmod w = 100u l = 10u

m1p 4 3 5 5 pmod w = 100u l = 10u

m2p 5 2 6 6 pmod w = 100u l = 10u

m3p 6 1 7 7 pmod w = 100u l = 10u

• tran 0.1m 100m.

• Control.


run

Plot V(4) V(1).



•end c.

•end.

logic-3: 3 i/p NOR gate



Output:-



$$NOR (Y = A+B+C)$$

Conclusion:

From this we conclude that the capacitor charging & discharging depends upon w/L and output V is depend on all the inputs.

- (i) NAND $Y = \overline{ABC}$ \Rightarrow complementary
- (ii) NOR $Y = \overline{A+B+C}$ \Rightarrow constant
- (iii) $Y = \overline{A+C(B+D)}$ \Rightarrow complementary
- (iv) $Y = \overline{AB+C(D+E)}$

Result:

we have successfully designed the Nand, nor and given two logic by using cmos on ngspice software and also plotted the output graphs on ngspice using different inputs.

(A)

3/13