

22-01-23

## Lab - 03.

Aim: Analyse and design of CMOS Inverter

Apparatus: nospice - software.

Theory:

CMOS - Complementary MOS.

- 1) For any CMOS network we use two Combinational networks. Pull up network, Pull down network.
- 2) Pull up network is connected with PMOS and  $V_{DD}$ .
- 3) Pull down network is connected with Ground and consists of nmos devices.

Why pull-up-pmos; pull-down-nmos?

We know that

For n-mos Drain voltage is higher [ $V_D > V_S$ ]

For P-mos work

$$V_{SG} > |V_{th}|$$

For n-mos work

$$V_{GS} > V_{th}$$

otherwise it goes to cut-off region

For Inverter. For both Pull-up network & Pull-down network is given with same input


If pull-up is P-mos, pull-down is n-mos

i/p	Device-on	Y
0	PMOS	1
1	NMOS	0.


It acts as Inverter.

Capacitor charged upto  $V_{DD}$  & goes to zero


N-mos




$G_i = 0$




$G_i = 1$




P-mos



C-mos (network):



$\approx$



If we change pull-up to n-mos & pull-down to p-mos circuit.

let us assume  $V_{DD} = 5V$  &  $V_{th} = 0.7V$ .

If  $i/p = 1$  [pull-up network is on / n-mos is on]

capacitor charge upto 4.3V only

$V_{GS} > V_{th}$  [for n-mos to on]

$V_G - V_S > 0.7$

$V_S < V_G - 0.7$  ;  $V_S < 4.3V$  &  $V_G = V_{DD}$

After  $V_S > 4.3V$  it goes to cut-off.

If  $i/p = 0$ . [pull-down network is on / p-mos is on]

capacitor discharge upto 0.7V. only

$V_{SG} > |V_{th}|$  [for p-mos to on]

$V_S - V_G > V_{th}$


$V_S > V_{th}$

$V_S > 0.7V$ .


After  $V_S$  is less than 0.7V. it goes to cut-off.

From this we can conclude that the p-mos device can pass 1 but will not pass 0; similarly n-mos device can pass 0 but will not pass 1.

If we change:




If  $i/p = 1$ :



only pull up - network is on.

If  $i/p = 0$ :



only pull down - network is on



## Procedure:

- ① Name the nodes of the circuits by numbers and give 0 as ground always.
- ② make netlist by nodes ; i.e. the components between which nodes.
- ③ Now Give the input of pulse train for 0 & 1's and also do the dc analysis too.
- ④ And also done the analysis by changing (4%) of n-mos & p-mos devices.
- ⑤ Plot the Graphs between  $v_{out}$  & Time ;  $v_{out}$  &  $V_{in}$ .

Code:

(1) transient analysis:

\*\*\* CMOS Inverter

Vd 2 0 dc 5V

Vg 1 0 pulse (0 5 0 0 0 10m 20m)

• model nmod nmos level=54 version 4.7

• model pmod pmos level=54 version 4.7

M1 3 1 2 2 pmod w=100u l=10u

M2 3 1 0 0 nmod w=100u l=10u

• tran 0.1m 100m

• Control

run

plot v(3) v(1)

• endc

• end

## DC - analysis

\*\*\* CMOS Inverter.

Vd 2 0 dc 5V

Vg 1 0. dc 0V.

• model nmod nmos bvel=54 version 4.2

• model pmod pmos bvel=54 version 4.2

M1 3 1 2 2 pmod w=100u l=10u

M2 3 1 0 0. nmod w=100u l=10u

• dc vg 0 5 0.1

• Controll

run

plot v(3) v(1)

• endc

• end

## changing w/L :

If n-mos device w/L is increased (or)  $(w/L)_{nmos} > (w/L)_{pmos}$   
Graph shift towards Left.

If p-mos device w/L is increased (or)  $(w/L)_{pmos} > (w/L)_{nmos}$   
Graph shift towards Right.

## Result/Conclusion:-

We have successfully analysed and designed the CMOS Inverter on ngspice software and plotted the graphs.

YK 17/2