

CS223 : Computer Architecture & Organization

Lecture 32 [25.04.2022]

Tiled Chip Multicore Processors & Network on Chip




Dr. John Jose


Associate Professor

**Department of Computer Science & Engineering
Indian Institute of Technology Guwahati, Assam.**


Impact of VLSI in processor trends




Processors Performance




Frequency Wall




Power Wall



ILP Wall




Memory Wall





Paradigm Shift to Multicore

2004 SoC : 90 nm



2017 SoC : 10 nm





Multiple slower processors vs single fast powerful processor

Paradigm Shift to Multicore




Multiple slower processors is better than single fast powerful processor

What is Multicore ?




What is Multicore ?





❖ How these cores communicate ?

❖ What is the best interconnection mechanism ?

Tiled Chip Many-Core Processor (TCMP)





State-of-the-Art Architectures



Tilera 64




State-of-the-Art Architectures





Intel KNL (Xeon PHI)

State-of-the-Art Architectures




AMD RYZEN ThreadRipper

What is the role of memory controllers?



On-Chip Cache Address Mapping



Per core: 512 KB


16-way set associative mapping

64 Bytes/block


Consider a 4GB RAM (2^{32} bits)

Hex Address : 0x764254

11 bits	15 bits	6 bits
Tag	Index	Block offset



Tiled Chip Many-Core Processor (TCMP)



Reference

- ❖ Route Packets not wires, William J. Dally, Brian Towles

[https://dl.acm.org/doi/10.1145/378239.379048.](https://dl.acm.org/doi/10.1145/378239.379048)

- ❖ NPTEL Video Links:

- ❖ <https://tinyurl.com/yhclb2xd>

- ❖ <https://tinyurl.com/ybwpo99z>



johnjose@iitg.ac.in
<http://www.iitg.ac.in/johnjose/>