CS223: Computer Architecture & Organization

Lecture 32 [25.04.2022]


Tiled Chip Multicore Processors & Network on Chip




Associate Professor

Department of Computer Science & Engineering Indian Institute of Technology Guwahati, Assam.


Impact of VLSI in processor trends




Processors Performance




Frequency Wall




Power Wall




ILP Wall



Memory Wall



Paradigm Shift to Multicore



Multiple slower processors vs single fast powerful processor

Paradigm Shift to Multicore










Multiple slower processors is better that single fast powerful processor

What is Multicore?






What is Multicore?




- How these cores communicate?
- What is the best interconnection mechanism?

Tiled Chip Many-Core Processor (TCMP)





State-of-the-Art Architectures





State-of-the-Art Architectures








Intel KNL (Xeon PHI)


State-of-the-Art Architectures






AMD RYZEN ThreadRipper

What is the role of memory controllers?







On-Chip Cache Address Mapping




Hex Address: 0x764254





Tiled Chip Many-Core Processor (TCMP)



Reference

Route Packets not wires, William J. Dally, Brian Towles https://dl.acm.org/doi/10.1145/378239.379048.

- **❖ NPTEL Video Links:**
 - https://tinyurl.com/yhclb2xd
 - https://tinyurl.com/ybwpo99z



johnjose@iitg.ac.in http://www.iitg.ac.in/johnjose/