COL215P: ASSIGNMENT 8

Gunjan Kumar - 2019CS10353


T Abishek - 2019CS10407

Objective:

 Design and implementation of a serial asynchronous transmitter and connecting the parallel output of the receiver to the parallel input of the transmitter to form a loop. This will be used to demonstrate that the data sent from the PC is echoed back to it through the receiver/transmitter pair.


Implementation Overview:

- We use the code of asynchronous serial receiver from the previous assignment.
- There are four states of the transmitter idle, start, data and stop state. The states of the transmitter are shown below:



 The transmitter is in the idle state when it is not transmitting any data. As soon as the receiver receives the data, the transmitter enters the start state. Then, it sends the 8 data bits and the stop bit. Finally, the transmitter returns back to the idle state.

Simulation:



Resource utilisation:

Hierarchy						
Q	Name 1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)	
-	ଡ଼- 队 main	97	83	15	1	
	└ ᠌ create_mux_clock (ti	26	17	0	0	

Resource	Utilisation No.	Utilisation %
Slice LUTS	97	1
Slice Registers	83	< 1
F7 Muxes	0	0
BUFGCTRL	1	3
Bonded IOBs	15	14
DSP	0	0

```
-Hierarchy
-Summary
-Slice Logic
 -LUT as Memory (0%)
    LUT as Logic (1%)
 Slice Registers (<1%)</p>
     -Register as Latch (0%)
     Register as Flip Flop (<1%)
   -F8 Muxes (0%)
 └F7 Muxes (0%)
-Memory

♦—Block RAM Tile (0%)

     -RAMB18 (0%)
     -RAMB36/FIFO (0%)
-DSP
 └─DSPs (0%)
-IO and GT Specific
  -Bonded IPADs (0%)
 Bonded IOB (14%)

─IOB Master Pads
    └─IOB Slave Pads
   -Bonded OPADs (0%)
  -IBUFDS_GTE2 (0%)
   -OUT FIFO (0%)
   -GTPE2 CHANNEL (0%)
   -IBUFDS (0%)
   -PHY_CONTROL (0%)
   -OLOGIC (0%)
   -ILOGIC (0%)
   -IDELAYE2/IDELAYE2_FINEDELAY (0%)
   -PHASER IN/PHASER IN PHY (0%)
   -PHASER REF (0%)
   -IN FIFO (0%)
   -PHASER_OUT/PHASER_OUT_PHY (0%)
   -IDELAYCTRL (0%)
```

FPGA Observation:

