

1.

```

module MUX_2_1_32(F, A, B, sel);
    input [31:0] A, B;
    input sel;
    output [31:0] F;
    reg [31:0] F;

    always @(A,B,sel) begin
        case (sel)
            1'b0: F=A;
            1'b1: F=B;
            default F=0;
        endcase
    end
endmodule

```

```

module sim_1;
    //inputs
    reg [31:0] A;
    reg [31:0] B;
    reg sel;

    //output
    wire [31:0] F;

    //Instantiate the Unit Under Test(UUT)
    MUX_2_1_32 uut(F,A,B,sel);

    initial begin
        #0
        A=0;
        B=0;
        sel=0;

        #100
        A=32'b00000000000000000000000000000000;
        B=32'b00000000000011111000000000000000;
        sel=1;

        #100
        A=32'b00000001111100000000000000000000;
        B=32'b000000000000000000000011111111110;
        sel=0;

    end
endmodule

```

2.

```

module hw2(Data_in, clock, reset, Data_out);
    input [3:0] Data_in;
    input clock, reset;
    output [3:0] Data_out;
    reg [3:0] Data_out;

    always @ (posedge reset or posedge clock)
        if (reset==1'b1) Data_out <=4'b0;
        else Data_out<=Data_in;
endmodule

```

```

module Q2_test;
    parameter half_period=50;
    parameter counter_size=4;

    wire [counter_size-1:0] Data_out;
    reg [counter_size-1:0] Data_in;
    reg clock,reset;

    hw2 #(counter_size) uut (Data_in, clock, reset, Data_out);

    initial begin
        #0 clock=0;Data_in=0;reset=1;
        #100 reset=0;
        #100 Data_in=4'b0001;
        #100 Data_in=4'b0011;
        #100 Data_in=4'b0101;
        #100 Data_in=4'b0111;
        #100 Data_in=4'b1001;
        #100 Data_in=4'b1111;
        #100 reset=1;
        #100 Data_in=4'b0101;
    end

    always #half_period clock=~clock;
endmodule

```




The screenshot shows the Vivado IDE interface for a behavioral simulation. The top window is titled "SIMULATION - Behavioral Simulation - Functional - sim_1-Q3_test". Below the title bar is a toolbar with various simulation controls. The main window displays a timing diagram with a clock signal "Cloc" and several data signals "x3", "x2", "x1", "x0", and "half_1.0". The clock signal is a periodic square wave. The data signals are shown as horizontal lines, indicating they are constant or have not yet changed. The time axis ranges from 0 ns to 1,000 ns. The bottom status bar shows "Tcl Console", "Messages", and "Log".

4.

```

24 module hw4(
25     clk,clear,cnt,set,Q,
26 );
27 input clk,clear,cnt,set;
28 output [3:0] Q;
29
30 reg [3:0] Q;
31 always @(posedge clear or posedge clk or posedge set)
32     if (clear=='b1') Q<=0;
33     else if (set=='b1') Q<=15;
34     else if (cnt=='b1') Q<=Q-1;
35     else Q=Q;
36
37 endmodule
38
39 module Q4_test;
40     parameter half_period=50;
41     parameter counter_size=4;
42
43     wire [counter_size-1:0] Q;
44     reg clk,clear,cnt,set;
45
46     hw4 #(counter_size) UUT (clk,clear,cnt,set,Q);
47
48     initial begin
49         #0 clk=0;set=1;clear=0;cnt=0;
50         #100 set=0;
51         #100 cnt=1;
52         #200 cnt=0;
53         #400 clear=1;
54     end
55
56     always #half_period clk=clk;
57
58 endmodule

```



5.

```

module hw5(
    clk,reset,upper,Q
);
    input clk,reset;
    output [3:0] Q;
    output upper;
    reg [3:0] Q;
    reg upper;

    always @(posedge reset or posedge clk)
    begin
        if (reset==1'b1) Q<=0;
        else Q<=Q+1;
        if ((Q>4)&(Q<15)) upper=1;
        else upper=0;
    end
endmodule

```

```

22 module Q5_test;
23     parameter half_period=25;
24     parameter counter_size=4;
25
26     wire [counter_size-1:0] Q;
27     wire upper;
28
29     reg clk,reset;
30
31
32     hw5 #(counter_size) UUT(clk,reset,upper,Q);
33
34     initial begin
35         #0 clk=0;reset=1;
36         #50 reset=0;
37     end
38
39     always #half_period clk=~clk;
40

```

