


```
2 pmodule sim_l;
                                                                           reg [31:0] A;
reg [31:0] B;
reg sel;
                                                                  module MUX_2_1_32(F, A, B, sel);
       input [31:0] A, B;
                                                                           wire [31:0] F;
        input sel:
                                                                          //Instantiate the Unit Under Test(UUT)
MUX_2_1_32 uut(F,A,B,sel);
initial begin
        output [31:0] F;
        reg [31:0] F;
                                                                              A=0;
0
        always @(A,B,sel) begin
                                                                              sel=0:
0
           case (sel)
                                                                          0
             1'b0: F=A;
ŏ
            1'b1: F=B;
0
            default F=0;
            endcase
    endmodule
```




2.



3.





4.

```
module hw4(

clk,clear,cnt,set,Q,

);
input clk,clear,cnt,set;

output [3:0] Q;

reg [3:0] Q;

always @ (posedge clear or posedge clk or posedge set)

if (clear=1'bi) Qc=0;


else if (sct=n'bi) Qc=0;

else of (cnt=n'bi) Q=0-1;

else Q=Q;

endmodule

and delta delta
```



5.



