



# AutoDSE: Enabling Software Programmers to Design Efficient FPGA Accelerators

Atefeh Sohrabizadeh, Cody Hao Yu, Min Gao, Jason Cong

ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 27, No. 4, Article 32. Pub. date: January 2022.

FPGA'22 workshop - 2/27/2022





# Introduction

#### **Our Focus**

- High-level synthesis optimization steps
  - 1) Loop transformations
    - e.g., for increasing data reuse and/or removing data dependency

→ Not specific to FPGAs

- 2) Code transformations for general repetitive architectural optimizations
  - e.g., memory coalescing and/or memory burst

The Merlin Compiler can automatically apply them

- 3) FPGA-specific architectural optimizations
  - e.g., deciding where to pipeline the computation, how many processing elements to use, etc.

Requires hardware knowledge

#### Target Example: One forward path of CNN

```
void CnnKernel(
   const float input[kNumIn][kImSizeIn][kImSizeIn],
   const float weight[kNumOut][kNumIn][kKernel][kKernel],
   const float bias[kNumOut],
   float output[kNumOut][kOutImSize][kOutImSize]) {
  float C[parOut][kImSize][kImSize];
 / Initialization
  for (int i = 0; i < kNumOut / parOut; i++) {</pre>
   for (int h = 0; h < kImSize; ++h) {
      for (int w = 0; w < kImSize; ++w) {
        for (int po = 0; po < parOut; po++) {
          C[po][h][w] = 0.f; } } }
  Convolution
    conv: for (int j = 0; j < kNumIn; ++j) {
      loop h: for (int h = 0; h < kImSize; ++h) {</pre>
        loop w: for (int w = 0; w < kImSize; ++w) {
          loop po: for (int po = 0; po < parOut; po++) {</pre>
            float tmp = (float )0;
            loop p: for (int p = 0; p < kKernel; ++p) {
              Loop q: for (int q = 0; q < kKernel; ++q) {
                tmp += weight[(i << shift) + po][j][p][q] *</pre>
input[j][h + p][w + q]; } }
            C[po][h][w] += tmp; } } }
// Max pooling
    pooling:
    for (int h = 0; h < kOutImSize; ++h) {</pre>
      for (int w = 0; w < kOutImSize; ++w) {</pre>
        for (int po = 0; po < parOut; po++) {
          output[(i << shift) + po][h][w] = ...
```

- 80x slower than single core CPU!!
- Not every C program gives a good performance
- Solution:
  - Identify where to apply optimization pragmas to:
    - Create load/compute/store functions and double buffering
    - Create parallel coarse-grained processing elements by wrapping the inner loops as a function and setting proper array partition factors
    - Create parallel/pipelined units with proper partitioning of the arrays

#### Optimizing the Code Using Merlin Compiler

- Can exploit Merlin [1] pragmas to get to > 7,000x speedup without any code transformation
  - With only 4 pragmas!

```
// Skip function header due to page limit
// Initialization
 for (int i = 0; i < kNumOut / parOut; i++) {
   for (int h = 0; h < kImSize; ++h) {
#pragma ACCEL PARALLEL FACTOR=4
     for (int w = 0; w < kImSize; ++w) {
       for (int po = 0; po < parOut; po++) {</pre>
          C[po][h][w] = 0.f;
// Convolution
#pragma ACCEL PIPELINE
   for (int j = 0; j < kNumIn; ++j)
     for (int h = 0; h < kImSize; ++h) {
#pragma ACCEL PARALLEL FACTOR=4
#pragma ACCEL PIPELINE flatten
       for (int w = 0; w < kImSize; ++w) {
         for (int po = 0; po < parOut; po++) {
           float tmp = (float )0;
           for (int p = 0; p < kKernel; ++p) {
             for (int q = 0; q < kKernel; ++q) {
                tmp += weight[(i << shift) + po][j][p][q] * input[j][h + p][w + q]; } }</pre>
            C[po][h][w] += tmp; } } }
// Max pooling
   pooling:
   for (int h = 0; h < kOutImSize; ++h) {
     for (int w = 0; w < kOutImSize; ++w) {</pre>
       for (int po = 0; po < parOut; po++) {</pre>
         output[(i << shift) + po][h][w] = ...
```

#### Candidate Pragmas of the CNN Example

- However,
  - 26 candidate pragmas to search!
  - $> 10^{16}$  possible solutions!!




```
// Skip function header due to page limit
// Initialization
#pragma ACCEL PIPELINE auto{ PIPE L0}
#pragma ACCEL TILE FACTOR=auto{ TILE L0}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L0}
 for (int i = 0; i < kNumOut / parOut; i++) {</pre>
#pragma ACCEL PIPELINE auto{ PIPE L1}
#pragma ACCEL TILE FACTOR=auto{ TILE L1}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L1}
   for (int h = 0; h < kImSize; ++h) {
#pragma ACCEL PIPELINE auto{ PIPE L4}
#pragma ACCEL TILE FACTOR=auto{ TILE L4}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L4}
     for (int w = 0; w < kImSize; ++w) {
       for (int po = 0; po < parOut; po++) {
         C[po][h][w] = 0.f;
   } } }
// Convolution
#pragma ACCEL PIPELINE auto{ PIPE L2}
#pragma ACCEL TILE FACTOR=auto{ TILE L2}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L2}
   for (int j = 0; j < kNumIn; ++j) {
#pragma ACCEL PIPELINE auto{ PIPE L5}
#pragma ACCEL TILE FACTOR=auto{ TILE L5}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L5}
     for (int h = 0; h < kImSize; ++h) {
```

```
#pragma ACCEL PIPELINE auto{ PIPE L8}
#pragma ACCEL TILE FACTOR=auto{ TILE L8}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L8}
        for (int w = 0; w < kImSize; ++w) {
#pragma ACCEL PIPELINE auto{ PIPE L10}
#pragma ACCEL TILE FACTOR=auto{ TILE L10}
         for (int po = 0; po < parOut; po++) {
           float tmp = (float )0;
           for (int p = 0; p < kKernel; ++p) {
             for (int q = 0; q < kKernel; ++q) {
               tmp += weight[(i << shift) +</pre>
po][j][p][q] * input[j][h + p][w + q]; } }
           C[po][h][w] += tmp; } } }
// Max pooling
#pragma ACCEL PIPELINE auto{ PIPE L3}
#pragma ACCEL TILE FACTOR=auto{__TILE__L3}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L3}
   for (int h = 0; h < kOutImSize; ++h) {
#pragma ACCEL PIPELINE auto{ PIPE L6}
#pragma ACCEL TILE FACTOR=auto{ TILE L6}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L6}
     for (int w = 0; w < kOutImSize; ++w) {</pre>
       for (int po = 0; po < parOut; po++) {
         output[(i << shift) + po][h][w] = ...
```

#### **Our Solution**

- Challenge 1: Large solution space
- Challenge 2: Non-monotonic effect of design parameters on performance/area
- Challenge 3: Correlation of different
   characteristics of a design
- Challenge 4: Implementation disparity of HLS tools
- Challenge 5: Long synthesis time of HLS tools



# **AutoDSE Methodology**

#### The Pragmas We Search For

- Built on top of the Merlin Compiler
  - Benefits:
    - Source-to-Source code transformation
    - Small set of pragmas

Keyword	Available Options	Architecture Structure	
parallel	factor= <int></int>	CG & FG parallelism	
tile	factor= <int></int>	Loop tiling	
pipeline	mode=cg/fg	CG or FG pipeline	

CG: Coarse-Grained, FG: Fine-Grained

Focus on high-level architectural changes

#### ◆ Target HLS pragmas

<b>Optimization Pragmas</b>	Non-Optimization Pragmas	
DATAFLOW	INTERFACE	
STREAM	LOOP_TRIPCOUNT	
PIPELINE		
UNROLL		
ARRAY_PARTITION		
DEPENDENCE		
LOOP_FLATTEN		
INLINE		

#### **AutoDSE Overview**


- Objectives can be
  - Performance
  - Area
  - Trade-off of the two
    - Assess the quality of design with respect to a reference point using:

$$g(\theta_{j}, \theta_{i}) \sim \frac{Cycle(H, \mathcal{P}(\theta_{j})) - Cycle(H, \mathcal{P}(\theta_{i}))}{Util(H, \mathcal{P}(\theta_{j})) - Util(H, \mathcal{P}(\theta_{i}))}$$

$$\theta_{i+1} = \underset{\theta_{j} \in \theta_{cand}}{\operatorname{argmin}} g(\theta_{j}, \theta_{i})$$


• Benefit:

Design Point $(\theta_i)$	Area compared to $ heta_0$	Latency compared to $ heta_0$	$g(\theta_i, \theta_0)$
$ heta_1$	+30%	-10%	-0.33
$ heta_2$	+10%	-5%	-0.5



#### Peeking Into AutoDSE Framework

- List-based design space representation to prune the design space while keeping it smooth
  - Some pragmas are mutually exclusive
  - Make a lattice of the points and invalidate the conflicting points




```
// Skip the rest due to page limit
#pragma ACCEL PIPELINE auto{
  options: P1 = [x for x in [off, cg, fg]];
  default: 'off' }

#pragma ACCEL PARALLEL factor=auto{
  options: P2 = [x for x in [1, 2, 4, 8, 16, 32, 64] if P1!=cg];
  default: 1 }

for (int j = 0; j < NumIn; ++i) {
  // Skip the rest due to page limit</pre>
```

- Parameter prioritization
  - An expert
    - Can analyze the cycle breakdown and find the bottleneck
    - Knows which parameter may be the killer parameter
  - Proposed method:
    - Mimic an expert's approach using a bottleneck analyzer





#### bottleneck

- Design space partitioning
  - Recap:
    - Performance gain is not smooth
    - There will be locally optimum points
  - Proposed solution
    - Partition based on the *pipeline mode* of a loop

# **Evaluation (1/2)**


- Experimental Setup
  - Target FPGA: Xilinx Virtex UltraScale+TM VU9P FPGA
- Evaluation on MachSuite and Rodinia Benchmark
  - Speedups (on geometric mean)
    - 19.9x with respect to single core CPU
    - 3.6x with respect to S2FA [Yu, et al. DAC'18] and
       4.3x compared to lattice-based DSE [Ferretti, et al. ICCD'18]
       17.9x over Bayesian Optimization [Sun, et al. DATE'21]
    - 182.9x with respect to Merlin without pragmas
    - 0.93x compared to manual desgins
  - 1.1 hours on the geometric mean to find the best design





# **Evaluation (2/2)**


- Evaluation on Xilinx Vitis library
  - Tested on 33 of vision kernels
  - Removed the following optimization pragmas
    - UNROLL, PIPELINE, ARRAY\_PARTITION, DEPENDENCE, LOOP\_FLATTEN, and INLINE
    - Are used 13.5 times on geometric mean
  - Achieved 1.04x the performance of Xilinx in 0.3 hours on geometric mean



#### How to use AutoDSE?

#### AutoDSE's repo

https://github.com/UCLA-VAST/AutoDSE





Scan me!

#### Pragma Types and How to Define Them

3 types of pragmas:

```
#pragma ACCEL PIPELINE auto{__PIPE__L1}
#pragma ACCEL TILE FACTOR=auto{__TILE__L1}
#pragma ACCEL PARALLEL FACTOR=auto{__PARA__L1}
```

Each one should be defined in the following form:

#### **AutoDSE Run Configurations**

Apart from the pragma descriptions, [DS\_INFO].json should set the settings to run AutoDSE:

```
"design-space.max-part-num" : 4,
"evaluate.command.bitgen" : "make mcc bitgen",
"evaluate.command.hls" : "make mcc estimate",
"evaluate.command.transform" : "make mcc acc",
"evaluate.max-util.BRAM" : 0.8,
"evaluate.max-util.DSP" : 0.8,
"evaluate.max-util.FF" : 0.8,
"evaluate.max-util.LUT" : 0.8,
"evaluate.worker-per-part" : 2,
"project.backup" : "BACKUP ERROR",
"project.fast-output-num" : 4,
"project.name" : "dse project",
"search.algorithm.exhaustive.batch-size" : 2,
"search.algorithm.gradient.fine-grained-first" : true,
"search.algorithm.gradient.latency-threshold" : 64,
"search.algorithm.gradient.quality-type" : "performance",
"search.algorithm.name" : "bottleneck",
"timeout.bitgen" : 480,
"timeout.exploration" : 640,
"timeout.hls" : 120,
"timeout.transform" : 20
```

#### **GEMM Kernel as an Example**

- Either add your candidate pragmas yourself:
  - Define the pragmas in [DS\_CONFIG].json
  - Run DSE using the following command:
    - \$ dse [PROJECT\_DIR] work\_dir [DS\_INFO].json fast
- Or, let AutoDSE do it:
  - Only generate the design space:
    - \$ ds\_generator [-I<INCLUDE\_DIR>] [file].c/cpp
      - It will create two files:
        - rose\_merlinkernel\_[KERNEL\_NAME].[c/cpp]
          - The kernel code with optimization pragmas added
        - ds\_info.json
          - The options for the pragmas and running AutoDSE
  - Generate the design space and run DSE:
    - \$ autodse [PROJECT\_DIR] work\_dir [file].c/cpp fastgen

```
#pragma ACCEL kernel
void gemm(double m1[4096],double m2[4096],double prod[4096]) {
#pragma ACCEL PIPELINE auto{__PIPE__L0}
#pragma ACCEL TILE FACTOR=auto{ TILE L0}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L0}
 outer: for (int i = 0; i < 64; i++) {
#pragma ACCEL PIPELINE auto{ PIPE L1}
#pragma ACCEL TILE FACTOR=auto{ TILE L1}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L1}
   middle: for (int j = 0; j < 64; j++) {
     int i col = i * 64;
     double sum = (double )0;
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L2}
     inner: for (int k = 0; k < 64; k++) {
       int k_col = k * 64;
       double mult = m1[i_col + k] * m2[k_col + j];
       sum += mult;
     prod[i_col + j] = sum;
```

# GEMM Kernel as an Example

```
INFO Main: Building the scope map
 7m]
      INFO Report: DSE Configure
      INFO Report: +------+
 7m]
      INFO Report: |
                      Config
                                    Value
 7m]
      INFO Report: +=========+====
 7m]
      INFO Report: | Project
                                 dse project
      INFO Report: +------+
      INFO Report: | Backup mode
 7m ]
      INFO Report: +------
      INFO Report: | Fast mode output # | 4
 7m]
      INFO Report: +-----+
 7m]
      INFO Report: | Execution mode
                                l fastgen-dse
      INFO Report: +------
 7m]
      INFO Report: | Search approach
      INFO Report: +-----+
      INFO Report: | DSE time
      INFO Report: +-----+
 7m]
      INFO Report: | HLS time
      INFO Report: +------
      INFO Report: The actual elapsed time may be over the set up exploration time
 7m]
      INFO Report: because we do not abandon the effort of running cases
      INFO Main: Compiling design space
 7m]
      INFO DSProc: Design space contains 3415104 valid design points
      INFO DSProc: Finished design space compilation
 7m]
      INFO Main: Partitioning the design space to at maximum 4 parts
      INFO Main: 4 parts generated
 7m]
 7m]
      INFO Main: Start the exploration
 7m]
      INFO Main: 4 explorers have been launched
10m ]
      INFO Report: Best result reporting...
      INFO Report: +-----+
10m]
10m 7
      INFO Report: |Quality|Perf. |Resource
10m 7
      INFO Report: +-----+
                                                                SE
      INFO Report: |2.9e-05|3.5e+04|BRAM:3.0%, DSP:0.0%, LUT:1.0%, FF:0.0%
16m]
16m]
      INFO Report: +-------
      INFO Report: |5.3e-05|1.9e+04|BRAM:9.0%, DSP:19.0%, LUT:48.0%, FF:6.0%
28m]
      INFO Report: +-----+
28m l
79ml
      INFO Report: |7.7e-05|1.3e+04|BRAM:5.0%, DSP:1.0%, LUT:2.0%, FF:1.0%
      INFO Report: +-----+
79m]
                                                                tgen
171m7
      INFO Report: |1.3e-04|7.9e+03|BRAM:3.0%, DSP:19.0%, LUT:52.0%, FF:7.0%
      INFO Report: +-----+
171m]
196ml Explored 44 points, still working...,
```

```
#pragma ACCEL kernel
void gemm(double m1[4096],double m2[4096],double prod[4096]) {
#pragma ACCEL PIPELINE auto{ PIPE L0}
#pragma ACCEL TILE FACTOR=auto{ TILE L0}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L0}
 outer: for (int i = 0; i < 64; i++) {
#pragma ACCEL PIPELINE auto{ PIPE L1}
#pragma ACCEL TILE FACTOR=auto{ TILE L1}
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L1}
   middle: for (int j = 0; j < 64; j++) {
     int i col = i * 64;
     double sum = (double )0;
#pragma ACCEL PARALLEL FACTOR=auto{ PARA L2}
     inner: for (int k = 0; k < 64; k++) {
       int k col = k * 64;
       double mult = m1[i col + k] * m2[k col + j];
       sum += mult;
     prod[i_col + j] = sum;
```

Thank You!

