


Micro-Processor

It's a programmable multi-purpose clocked electronic device that reads binary I/Os from a memory components and then executes I/S via control units.

fetch → execute I/Os



- ① I/S set → Set of I/S that M.P. can understand.
- ② Band width → No. of bits proceed in a single I/O.
- ③ Clock speed/rate → No. of operations per second processor can performed (GHz, MHz). It determines the performance of the processor.
- ④ Word length → It depends on width of internal bus, registers, ALU.

(3) Data types → Data types format like BCD, Binary, ASCII, signed & unsigned.

Evolution of M.P.

(1) 4-bit micro-processor Intel - 1970s

- 4004 → 2300 transistors, Intel company, 640 bytes memory, 750 kHz frequency, 6000 operations per second of speed.
- 4040 → advanced version of 4004 with new updatations.

(2) 8-bit M.P. 1972

- 8008 → 16 kB memory, 200 kHz frequency
- 8080 → 64 kB memory, 1 MHz frequency
- 8085 → 64 kB memory, 5 MHz frequency

(3) 16-bit M.P. 1978

- 8086 → 1 MB memory, 5 MHz frequency
- 8088 → 1 MB memory, 5 MHz frequency
- 80286 → 16 MB memory, 8 MHz frequency

(4) 32-bit Micro-processor

- 80386 → 4 GB memory, 16 MHz frequency
- 80486 → 4 GB memory, 25 MHz frequency

• Pentium Pro

4 GB memory, 60 MHz frequency

• Pentium Pro

64 GB memory, 150 MHz frequency

(5) 64-bit Micro-processor

• Pentium II → 1997

64 GB memory, 233 MHz frequency

• Pentium III → 1999

64 GB memory, 650 MHz frequency

• Pentium IV → 2000

64 GB memory, 1.4 GHz frequency

• (Intel) Dual Core → 2005


In 2005, Intel company released first Dual Core Processor.

Working of M.P. (features, architectures)

INSTRUCTION CYCLE

Fetch → Execute → Decode

- To fetch the data or take data from any device (memory).
- Execution processing
- Decode in human lang. readable via us.



- I/P → which sends the I/C or info. like keyboard, mouse.
- O/P → display the result after processing the data like monitor or screen.

SYSTEM BUS

4 communication path bus in M.P.

3 types → Data, address, Control Bus

→	<u>Data Bus</u>	<u>Control Bus</u>	<u>Address Bus</u>
•	It's used to carry binary data b/w CPU & memory and I/P & O/P device.	It controls all the management of the System.	It is used to carry the address from memory and I/O device.
•	It's unidirectional.	It only controls.	It's bidirectional.
•	Based on width data bus, we can determine the word length of CPU & even determine the performance of CPU.	Control signals indicate the type of an operation, address bus, timing signal is used for synchronization of memory with CPU clock.	It depends on the width of address bus, capacity of main memory.

2-1-25



→ Advantages of M.P.

- High processing speed.
- Compact size.
- Easy maintenance
- Flexible / Versatile / Reliable
- Complex solvers
- Improvisations

→ Disadvantages of M.P.

- Large board size
- No support of flops
- Performance depends on size of data
- Overheating due to overuse

Bus Organisation System



→ Address Bus (0-15) = 16 buses.

Min code	0	0	0	0		
	0000	0000	0000	0000	0000H	
Max code	F	F	F	F		
	1111	1111	1111	1111	FFFF H	

H → Hexadecimal

→ Data Bus (0-7) = 8 buses

Min code	0	0				
	0000	0000			00H	
Max code	1111	1111				
	F	F			FFH	

Operations

→ MEMR → Read operation

MEMW → Write operation

IOR → I-O read

IOW → I-O write

Features of 8085 M.P.

It's an 8-bit M.P. that was introduced by Intel Corporation in the year 1972. It has a wide range of features that make it effective.

① 8-bit Data Bus

8085 has an 8-bit data bus that can transfer data b/w M.P. & other devices.

② 16-bit Address Bus

8085 has 16-bit address bus that can access upto 64 k¹⁶ of memory.

↳ memory location

③ 3MHz Clock Speed

8085 has a clock speed of 3MHz which means it can execute upto 3 millions /s per second.

$$64 \text{ K} \rightarrow 2^6 \times 2^{10} = 2^{16} \text{ memory locations}$$

approx

④ 8-bit ALU

8085 has 8-bit ALU that can perform arithmetic & logical operation on 8-bit data.

⑤ 8-bit registers

8085 has 6 8-bit registers (A, B, C, D, E, H) that can be used for storing & manipulating data.

⑥ Interrupt

8085 supports 5 interrupts which can be used to interrupt the M.P.'s normal operations. It has also 8-software interrupts also.

⑦ Serial I/O

8085 has 2 serial I/O codes, i.e., SIO and SOO, that can be used to communicate with other device.

⑧ I/S set


It provides I/S with only 5 addressing modes, which includes arithmetic, logical & controlled I/O.

⑨ Single +5V Power Supply

8085 M.P. can operate on single +5V power supply which makes it easy to use in various applications.

⑩ Low Power consumption

8085 has low power consumption which makes it ideal for battery power application.



27-1-25



Description

It's a 8-bit M.P. designed by Intel Company using n-MOS technology.
It has following configurations -

- 8-bit Data Bus
Data is of size 8-bit only.
 - 16-bit address Bus
which can addresses upto 64 kB memory.
 - 6 8-bit Registers
arranged in pairs; B C, D E, H L.
 - Stack Pointer
It has 8-bit S.P.
 - Voltage Supply
+5V supply to operate 0.5 MHz single phased clock.
- L8085
used in washing machines, micro waves, ovens, mobile phones etc.



Functional Units



Accumulator

It's a part of arithmetic & logic section. It's 8-bit registers used to perform A&L operations.

The result of arithmetic & logical unit operation are stored in accumulator. It's identified by A register.

② A.U

It performs arithmetic & logic operation like "add", "sub" and OR, XOR etc.

The result of these operations stored in the accumulator. It provides status of result to flag registers.

③ General Purpose Registers

There are 6 general purpose registers in 8085 M.P.; BC, DE, HL. Each register can hold 8-bit data. These registers can be used in pairs to hold 16-bit data and their pairing combination like BC, DE and HL.

④ Program Counter - PC

It's a 16-bit register used to store a memory address location of next I/P to be executed. M.P. increments the program whenever I/S being execute.

⑤ Stack Pointer - SP

It's also a 16-bit register like stacks, which is always input-output by during push & pop operation take place. The stack is a set of memory location in

PAGE NO.

the read - write memory defined by a programmer.

⑥ Temporary Register

It's a 8-bit registers which hold the temporary data of ALU operations. They are also used for internal operation of M.P.

⑦ Flag Register

It's a 8-bit registers have 5 1-bit flip-flops which holds either 0 or 1 depending upon results stored in an accumulator.

1) Sign flag

2) Parity flag

3) Zero flag

4) Auxiliary flag

5) Carry flag

28-1-25

1) Sign flag

After the execution of ALU operation, if bit of result is 1, then sign flag is said to be 1, otherwise 0.

MSB = 1, sign = 1, otherwise 0.

2) Zero flag

After the execution of ALU operation, if content of accumulator or result is 0, then zero flag is said to be 1.

MSB = 0, ZF = 1



Scanned with OKEN Scanner

3) Auxiliary Flag

In arithmetic operation, when carry is generated by bit D_3 and passed to D_4 , then AF is said to be 1 otherwise 0.

eg:

$D_7 D_6 D_5 D_4$	$D_7 D_6 D_5 D_4$
0 0 1 0	1 0 1 1
0 1 0 0	1 0 0 0
$\underline{\underline{+}}$	
0 1 1 1 0 0 1 1	

4) Parity Flag

After the execution of ALU operation, if the result of accumulator no's is even, PF is said to be 1, otherwise 0.

eg. If 1001 1000 then, PF = 0
If 11 10 0100 then, PF = 1

5) Carry flag

After the execution of ALU, if carry is generated then carry flag is said to be 1, otherwise 0.

eg.

$\textcircled{1}$	1 0 0 1 0 0 1 0
1 1 0 1 1 0 0 1	$\underline{\underline{+}}$
1 0 1 1 0 1 0 1 1	
$\hookrightarrow C.F. = 1$	

⑥ I/S Register & Decoder

It's an 8-bit register when I/S is fetched from memory. It's stored in I/S registers. It holds the operation code of current I/S to be executed.

And, the instruction decoder decodes the I/S & identify the operation to be performed which is present in I/S register.

⑦ Timing and Control Units

It provides timing & control registers and signal to M.P. to perform operations following the timing & control signal. It generates the control signal which are necessary for communication b/w M.P. and peripheral devices which control external & internal circuits.

Control signal \rightarrow Ready, RD, WR, ALE

ALE = 1 \rightarrow address AD₀ - AD₇

ALE = 0 \rightarrow data AD₀ - AD₇

Status signal \rightarrow S₀, S₁, IO/M, DMA

IO/M = 0, IO - M.P.

IO/M = 1, M - M.P.

DMA \rightarrow HOLD, HLDA

Reset Signal \rightarrow Reset In, Reset Out

⑩ Interrupt Controller

As the name suggests it controls the interrupt during process when M.P. is executing a main program & whenever an interrupt occurs the M.P. shifts the control from main program to process the incoming request. After the request is completed, the control goes back to the main program, there are five interrupt signals in 8085 M.P.

INTR, (Reset) RST 7.5, RST 6.6, RST 5.5, TRAP.

⑪ Serial I-O Control

It controls the serial data communication by using three of I/S - SBIQ and QOD.

SBIQ → Serial I/P data lines

It takes one bit data from serial port of 8085 and store the bit at the 8th position, i.e., MSB of accumulators, and RIM - Real Internal Mask Bits is used to transfer the bit for SBIQ.

QOD → Serial O/P data

It is a serial O/P data line. It takes 1 bit to accumulator to serial port of 8085 & takes the bit from 8th position MSB of accumulator and SIM - Set Interrupt Mask bit is used to transfer the bit for QOD.

(12) Address Bus and Data Bus

Data bus carry the data to be stored. It's bidirectional. Whereas, address bus carry the location to where it should be stored and the address bus is unidirectional, i.e., address flow only in one direction from M.P. to peripheral device.

It's used to transfer data and address to I-O devices.

(13) Address Buffer

The content stored in Stack Pointer (sp) & Program Counter (pc) is loaded into the address buffer and this communicate with the CPU.

Pin Description Configuration of 8085

- 1 8 Crystal → generate freq 6 MHz
- 2 Oscillator but 3MHz is needed
- 3 Active high → works on 1
- 4 Output given one by one through RIM
- 5 Input taken by MSB through SIM 1/8
- 6 } Vectored
- 7 } Interrupts → have Specified Location in memory
- 8 }
- 9 }
- 10 Interrupt Request is known, given by interrupt pin

Pin Descriptions of 8085

Crystals	X ₁	→	1	40	Vcc
	X ₂	→	2		
Reset Out	Reset Out	←	3	39	HOLD
	RD	←	4		FLDA
Serial I/O	SIO	→	5	38	CLK (out)
	RD	←	6		Reset in
Interrupts	(4.5) Trap	←	7	37	Ready
	RST 7.5	→	8		I0/M
RST 6.5	RST 6.5	←	5	33	S ₁
	RST 5.5	→	9		Vpp RD
INTR	INTR	→	10	32	RD WR
	INTA	←	11		IR S ₀
Address	AD ₀	↔	12	31	S ₀ ALE
	AD ₁	↔	13		A ₁₅
Data Bus	AD ₂	↔	14	28	A ₁₄
	AD ₃	↔	15		A ₁₃ Address
Data Bus	AD ₄	↔	16	25	A ₁₂ Bus
	AD ₅	↔	17		A ₁₁
Data Bus	AD ₆	↔	18	23	A ₁₀
	AD ₇	↔	19		A ₉
Ground	V _{SS}	—	20	22	A ₈
				21	
				30	
				29	
				28	
				27	
				26	
				25	
				24	
				23	
				22	
				21	
				20	
				19	
				18	
				17	
				16	
				15	
				14	
				13	
				12	
				11	
				10	
				9	
				8	
				7	
				6	
				5	
				4	
				3	
				2	
				1	
				0	

Interrups → Non vectored I → no memory → INTA, INT
 → Vectored Interrupt → memory size → RST, TRAP

S ₀	S ₁	Operations
0	0	HOLD (stop)
0	1	READ
1	0	WRITE
1	1	OP Code fetch

11 Interrupt Acknowledgements (Permission)

12 }
13 }
14 } Address → address as well as data,
15 } Data are multiplexed, bidirectional
16 } Bus pins, carry lower order address
17 } ALE pin → 0 → data
18 } ALE pin → 1 → address
19 }

20 Ground pin

21 }
22 } Address → higher order address
23 } Bus carried by them,
24 } unidirectional pins
25 }
26 }
27 }
28 }

29 ALE pin - Address latch enable

30 ϕ_0 → tells about 31, 32

31, 32 Read and write operations

33 ϕ_1 → tells about 31, 32

34 0 → Memory & 1 → I/O device

35 tells that M.P. is ready to take I/O

36 make $PC = 0$, works in active low → on 0

37 tells a completion of single clock

38 Acknowledge pin send by MP to I/O devices

39 HOLD the address & data bus on requesting

40 Supply → +5 V

5-2-25

INSTRUCTION

- OP code + operand
- depends on 2 parts → size and functionality

An I/S is a command given to comp. to perform specified operation on the given data. e.g. →

MOV C,A

This instruction will move the content of register A to the register C.

OP code format

Each I/S contains 2 parts operation code, i.e., OP code & operand.

- The first part of I/S specified the task to be performed by the comp. is called OP code.
- The second part of I/S is a data to be operated on is called operand. The operand given I/S may be various types such as 8-bit data or 16-bit data.

- The I/S code be divided in 2 ways where M.P. works → ① functionality I/S
② Size Type I/S

① FUNCTIONALITY 1/S

- (i) Data transfer group 1/S → MOV B, 25H
- (ii) Arithmetic group 1/S → SUM, SDB
- (iii) Logical group 1/S
→ X-OR, AND
- (iv) Branch group 1/S
→ JMP

(v) Machine Control Group 1/S

② SIZE 1/S

- (i) 1-byte 1/S :- MOV B, A → 8-bits
- (ii) 2-byte 1/S :- MOV A, 05H → 16-bits
- (iii) 3-byte 1/S :- JMP 2050 → 24-bits
8-bit address

Instruction Cycle

fetch → decode → execute

1.2-25

Fetch Operation

send address
to memory


RD=0, MEMR

get OP code

Transfer

from memory OP code to CPU


clock



The PC keeps the ^{address} track of next I/S to be executed. In the beginning of fetch operation, the content of PC which is the address of the memory location where OP code of I/S is stored is sent to the memory. The memory places the OP code of the I/S on the data bus QD so as to transfer it to CPU. This is called fetch operation. To fetch an OP code of I/S, 3 clock cycles are required.

Execute Operation

After the OP code of an I/S is fetched from the memory, the execution begins. OP code fetched goes to data register, then it goes to I/S decoder which decodes the I/S. After decoding the I/S the task specified in the I/S is carried out. This is called execute operation.



Machine Cycle

In 1/s cycle have machine cycle and in fetch machine cycle has T states. The necessary steps which are required to perform fetch operation or read or write operation constitutes a machine cycle. In machine cycle one basic operation such as OP code fetch, I/O read, I/O write, memory read or memory write operation. So 1/s ^{cycle} consists of several machine cycles. An operation performed in 1 clock period is called ' T ' state.


Timing Diagram

It is a graphical representation of 1/s cycle it is known as timing diagram. It performs various operations.

- ① OP code fetch
- ② Memory Read
- ③ Memory Write
- ④ I/O Read


OP Code fetch

Consider an ILS MVIA, 25H



10-2-25

- Memory Read



- Memory Write

$$\begin{aligned}
 \overline{RD} &\rightarrow \overline{WR} \\
 10/\overline{M} &\rightarrow 0 \\
 S_0S_1 &\rightarrow S_0=0, S_1=1
 \end{aligned}$$

Addressing Modes

It's known as the every I/S required a data on which it operates a particular function. The data are specified in different modes in the I/S. Various ways of specifying data are called addressing modes.

8085 MP has 5 addressing modes -

- Immediate A.M.
- Register A.M.
- Direct A.M.
- Indirect A.M.
- Auto-Implied A.M.

① Immediate Addressing modes

e.g. MVI Reg, Data [Data move in register] When the data is directly specified in the I/S is called immediate addressing modes.

→ MVI B, 72H

→ LXI H, 5000H

↓
load pair immediate. HL pair registers

② Register Addressing Modes

[Register to Register]

When the data is stored in register & if the register is specified in the I/S, then it's called register addressing modes.

e.g. → MOV Reg, Reg
(destination) (source)

→ MOV D, C

Content of C is moved to D

(3)

Direct Addressing Modes

[content of address in accumulator]
When memory address specified within 16,
then it's called direct addressing modes.
e.g. → LDA 5000 H

5000H memory content is stored into
an accumulator.

(4)

Indirect Addressing Modes

(H-L pair register has address content to accumulate
load the data to the accumulator from
the memory, the data to be pointed by
the H-L pair register, is indirect addressing.)
e.g. → MOV A, M

The data moved to the accumulator from
memory which is pointed by memory
pointer.

(5)

Implied Addressing Modes

(direct operations) or instructions)

When the 16 bit itself specifies the data to be
operated, then it's called implied addressing
modes. for e.g. → CMA

means, complement the content of accumulator

→ RRC

rotate accumulator content without carry

11-2-25

* Instruction Sets

There are 5 types of I/S Det.

(1) Data transfer I/S

The group of I/S copies data from a location called source, to another location called a destination, without modifying the content of a source. The term data transfer is used for copying data.

Various data transfer I/S are -

(i) MOVE → MOV Rd, Rs

- 1 byte I/S (opcode + operand)

- move data from 1 register to another

- e.g. MOV B, C

(ii) → MOV Rd, M

- content of memory location into Rd

- (opcode + operand)

- e.g. MOV B, M

(iii) MVI

- move immediate 8-bit data

- direct data is given

- MVI Rd, Data and MVI M, Data

- e.g. → MVI B, 92H and MVI M, 3AH

(iv) LXI

(load register pair immediate)

- 16-bit data

- e.g. → LXI Rp, 16-bit data

(v) LDA, Address(m) (load accumulator direct)

- e.g. → LDA, 2400H

- Direct addressing modes

(vi) STA, Address (store accumulator direct)

- e.g. → STA, 2000H

(vii) LHLD, Address (load H-L register direct)

- e.g. → LHLD, 2500H

(viii) SHLD, Address (store H-L register direct)

- e.g. → SHLD, 2050H

(ix) LDAX, Register (load accumulator indirectly by pair registers)

- e.g. → LDAX, B

↳ LDAX, B-C

(x) STAX Register (store accumulator indirect)

- e.g. → STAX B

(content of pair register B-C to accumulator)

2-26

② Arithmetic Group I/Os

8085 µP can perform various arithmetic

I/Os like add", sub", increment, decrement etc.

In add" & sub" operations, accumulator is one of the operand. However, operations like increment & decrement can be performed on any register.

(i) ADD, R

• e.g. ADD, B

let,

Acc \rightarrow 47H

B \rightarrow 51H

(addⁿ of B with accumulator)

0100 0111

0101 0001

1001 1000

\hookrightarrow 98H accumulator

(ii) ADD, M

(add pair registers with accumulator)

• e.g. ADD, M

(iii) ADC, R

(add R to Acc with carry)

• e.g. ADC, B

[Set carry flag]

(iv) ADC, M

(add content of M to Acc with carry)

• e.g. ADC, M

[Carry flag = 1]

(v) ADI, B bit Data (add immediate; data with Acc)

• e.g. ADI, 59H

(vi) ACI, Data

(add immediate data with acc)

• e.g. ACI, 57H

[Carry flag = 1]

(vii) DAD

(viii) PSUB, R

(sub R from accumulator)

• e.g. PSUB, C

\hookrightarrow (sub content of C from Acc)

$$C = 40H \quad | \\ A = 37H$$

$$\begin{array}{r} 40 \text{ } 1^{\text{'}} \text{ C} \rightarrow 0100 \text{ } 0000 \\ \rightarrow 1011 \text{ } 1111 \\ + 1 \\ \hline 1100 \text{ } 0000 \rightarrow \text{CO} \end{array}$$

$$C0 + 40H, \quad 1100 \text{ } 0000$$

$$0100 \text{ } 0000$$

$$10000 \text{ } 0000 \rightarrow \text{CO}$$

- (ix) SUB, M (sub M from Acc.)
 (x) SBB, R (sub. R from accumulator with borrow)
 e.g. SBB, B

(xi) SBB, M (sub. M with borrow from Acc.)

(xii) SBI, B-bit Data (sub immediate data from Acc.)
 e.g. SBI, 58H

(xiii) SBI, Data (sub I Data with borrow from Acc.)
 e.g. SBI, 59H

(xiv) INR, R (increment R's content by 1)
 e.g. INR, B

(xv) INR, M (H-L pair increment)

(xvi) DCR, R (decrement R's content by 1)
 e.g. DCR, B

(xvii) DCR, M (H-L pair decrement)

(xviii) INX, H (increment pair H-L register)

(xix) DCX, R (decrement content of R pair by 1)

(iii) Logical opet I/Os (Hex-code)

The 8085 M.P. can perform logical operations like AND, OR, XOR, complement etc. All the logical operations are performed with the content of accumulator, result of operation is placed in accumulator.

(i) ANA, R (logical AND Register with accumulator)
eg. ANA, D

$A = 54$, $D = 82$, result $\rightarrow 00H$

(ii) ANA, M (logical AND memory (H-L) with accumulator)

(iii) ANT, Data (AND immediate with accumulator)
eg. ANT, 97H

(iv) ORA, R (logical OR Register with accumulator)
eg. ORA, B

(v) ORA, M (logical OR memory (H-L) with accumulator)

(vi) ORI, Data (OR immediate with accumulator)
eg. ORI, 42H

(vii) XRA, R (X-OR register with accumulator)
eg. XRA, D

(viii) XRA, M (X-OR memory with accumulator)

(ix) XRI, Data (XOR immediate data with accumulator)
eg: XRI, 42H

(x) CMA (complement the content of accumulator)

(xi) CMC (complement carry flag)

(xii) CLC (reset carry flag) [Set 1]

(xiii) CMP, R (Compare register with accumulator)

→ if $A < R$, then carry flag is set to be 1
and 0 flag is reset, i.e., 0.

→ if $A = R$, then carry flag is reset, i.e., 0 and
0 flag is set to be 1.

→ if $A > R$, then carry & 0 flag are reset, i.e., 0.

eg: CMP, B

If $A = 57, B = 62$ then $A < B$
So, carry flag = 1, 0 flag = 0.

(xiv) CMP, M (Compare memory with accumulator)

→ if $A < R$, carry flag = 1, zero flag = 0

→ if $A = R$, carry flag = 0, zero flag = 1

→ if $A > R$, carry flag = 0 = zero flag

(xv) CPI, Data (Compare immediate data with accumulator)

→ if $A < \text{Data}$, carry flag = 1, zero flag = 0

→ if $A = \text{Data}$, carry flag = 0, zero flag = 1


→ if $A > \text{Data}$, carry flag = 0, zero flag = 0

(xvi) RLC


(rotate accumulator left with carry flag)

The bit D_7 in accumulator is moved in the bit position D_0 as well as the carry flag.

carry flag $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$



A7H



4FH

(xvii) RAR

(rotate accumulator right with carry flag)

The bit D_0 is moved in the position of D_7 as well as in the carry flag.

(xviii) RAC

(rotate accumulator right with)
(through carry)

(4)

Branch Group 1/s

This group of 1/s changed the normal sequence of the program, the branch group 1/s are of 2 types -

- Conditional Branch Group 1/s
- Unconditional Branch Group 1/s

(1) Conditional → The branch I/S change the sequence of program when certain conditions are specified.

(2) Unconditional → The unconditional branch I/S change the sequence of program to a specified location unconditionally.

(i) JMP → Jump unconditionally I/S

<u>OP Code</u>	<u>Operand</u>	<u>Bytes</u>
JMP	16-bit Address	3 bytes

q.f.

Write an I/S at location JMP 2025 H to transfer the program sequence to memory location 2050 H.

<u>Memory Address</u>	<u>Hex code</u>	
2025	C3	
2026	50	JMP 2050, OP code operand
2027	20	

(ii) JCMP → Jump conditionally I/S

After the execution of a conditionally JEMP I/S, the program sequence is transfer to the I/S specified by the address.

The following are conditional JEMP I/S -

	Op code	Operand	Flag status	Description
①	JC	16-bit address	CY = 1	Jump if there's carry, the program jump to the loc specified by address
②	JNC	16-bit address	CY = 0	Jump if no carry, the program jump to the loc specified by address if there is no carry, carry flag = 0
③	JP	16-bit address	RS = 0	Jump if result is plus, the program jump to the loc specified by address if result is +ve.

* Stack

LIFO \rightarrow last in first out principle followed

e.g. of I.S. \rightarrow • PUSH B • POP B • LXI SP, 2050

PUSH B \Rightarrow

Add the content of B-C register pair into the stack.

POP B \Rightarrow Remove the (top layer) content of stack and add to B-C pair registers

LXI SP, 2050 \Rightarrow Load Address 2050 into Stack Pointer

PUSH e.g. \rightarrow Consider the content of register B are 75 and of C are 30. The stack is initialised with I.S. LXI SP, 2699. This I.S will load memory address 2699 in the SP. stack pointer. Now the I.S. push B will copy the content of register B in a memory location 2698 and content of register C in a memory location 2697. After this push B I.S., the SP register is decremented by 2. Now, it contains the memory address 2696.

A stack in 8085 can be described as reserved area in the R/W memory where we can store temporary info. It's a shared resource as it can be shared by M.P. & programs.

1. Stack operated in LIFO principle.
2. The function of SP is to hold the starting address of the stack. An address can be decided by the programmer. BP points the top of stack.
3. Content can be stored using PUSH 1/8 & restored by POP 1/8.

POP

This is 1 byte vs copy the content of top to memory location of the stack into specified register pair.

The content of memory location is indicated by the SP register are copied into low order register & then SP incremented by 1.

~~The~~ The content of next memory location are copied into the high order register and SP register. It again incremented by 1.

Eg. LXI SP, 2097

LXI H, 42F2

POP H

Delay Counter

Machine Control I/O

① IN :-

I/P data to accumulator from a port with 8-bit address.

IN, 8-bit port address
OP code operand

The content of I/P port whose address is of (8-bit address) is specified in the I/S are read and copied into the accumulator.
I/P and O/P devices connected 8085 M.P. have 8-bit port address.

② OUT :-

O/P data from accumulator to a port with 8-bit address.

OUT, 8-bit port address
OP code operand

The content of accumulator are copied into the O/P port whose 8-bit address is specified in the I/O.

③ PUSH :- Push registers pair into stack

④ HLT :- Halt (stop after execution)

⑤ POP :- Pop stack's content to register

⑥ XTHL :- Exchange the content of H-L with SP (Stack Pointer)

⑦ EI :- Enable Interrupt

⑧ DI :- Disable Interrupt

25

Subroutine

When the same function required more than 1 in a main program, it's frequently written as subroutine, i.e., it's a subprogram that can be used any number of times by the main program.

Subroutine are powerful programming constructs that allow a program to break down a complex task into smaller manageable pieces.

A subroutine is a block of code that can be called from any part in the program and then return call back to the calling code when it's done.

The 8085 uP provide a set of I/S that can be used to implement subroutine.

→ Call Instruction

This I/S is used to call subroutine. the current Program Counter is push into the stack & then PC is set to the address of first I/S in the subroutine.

→ Return Instruction

This I/S is used to return from a subroutine. Topmost bonus return is

Pepped into the Program Counter which stored the original program & continuous execution of calling code.

Memory Address	Main Program			
2000				
2001			3050	
:			3051	
2019	CALL			
2020	50			
2021	30			RET
2022				(return)
:				
2050				

* Interrupts

Interrupt is a subroutine call. An interrupt request is an asynchronous event that may occur at any time during a program execution. The CPU allows normal program execution to be interrupted in order to carry out a specific task. The CPU can be interrupted in following ways-

- ① By an external signal generated by a peripheral.
- ② By an internal signal generated by a special I/S in the program.


The external interrupt are used to implement interrupt driven data transfer schemes. The interrupt generated by a special I/Os are called Software interrupts. They are used to implement system services.

→ Sequence of Interrupt Operation

While executing the main program, the CPU can be interrupted to perform some specific operations. These specific operations can be performed by calling a subroutine also called Interrupt Service Routine (ISR). After completing this specific task, this program returns to main program. The sequence of interrupt operation is explained as shown figure (flow of chart). (2 diagrams)

→ Interrupt Classification

ISR Execution Sequence



③ Branch Addresses

↳ Vectored (have address)
 ↳ Non-vectored (fixed location address)

④ Various type of interrupt are used in a
 μP based system.

① On the basis of Initialization
 of types of interrupt

a) Hardware → In this, the subroutine call is initiated by external devices or interrupt request is coming from external devices.

- b) Software → It's initiated by UP itself.

Eg. of Hardware Interrupt

- ① TRAP
- ② RST 5.5
- ③ RST 6.5
- ④ RST 7.5
- ⑤ INTR

Eg. of Software Interrupt

RST 0, RST 1, --- RST 7

- ② On the basis of Masking

There are 2 types of Interrupts

- a) Maskable → Those interrupts which can be ignored & UP can enable & disable the interrupt

Eg. → RST 7.5, RST 6.5, RST 5.5, INTR

- b) Non-maskable → Those interrupt which can not be ignored by the UP.

Eg. → TRAP

- ③ On the basis of Branch Address

There are 2 types of interrupts

- a) Vectorized → In this, the branch address is supplied by the external devices.
The interrupt which have fixed

memory location for transfer of control

Eg. → for normal execution.

TRAP 0024

RST 5.5 0020

RST 6.5 0034

RST 7.5 0036

Non-Vectored → In this branch has no fixed memory location for transfer of control.

Eg. → INTR

Assembly language Program

→ Machine language

The computer can understand information composed of only zeroes and ones. It uses binary digits for its operation. A program written in the form of zeroes and ones is called a machine language program.

The Data & Instructions are stored in the memory of a computer in the form of zeroes and ones. In machine learning, there is a specific binary code for each instruction.

8085 u.P. has a word length of 8 bits. It can process 8 bit of data simultaneously.

~~Program~~

~~Simple Data transfer~~

① place 07 in register C \rightarrow MVI C, 07

② Place 07 in reg. A & then move it
to reg. C \rightarrow MVI A, 07
 \rightarrow MOV C, A
 \rightarrow HLT

③ Memory location 2050 contain 07. Place this
content directly to accumulator & then move
this data to register B.

\rightarrow LDA , 2050
 \rightarrow MOV B, A
 \rightarrow HLT

④ The content of memory location 2050 are 09H.
move this content to Register B.
 \rightarrow LXI B H, 2050
 \rightarrow MOV B, M
 \rightarrow HLT

5-3-25

⑤ transfer the content of memory location
2050 to the register B & content of 2051
to register C. the content of memory
location 2050 are 10H & of 2051 are 11H.
 \rightarrow LXI H, 2050
 \rightarrow MOV B, M
 \rightarrow INX H
 \rightarrow MOV C, M

⑥ Place 08 in accumulator, increment it by 1 and store the result in memory location 2050.

→ MVI A, 08
→ INR A
→ STA 2050
→ HLT

⑦ Addition of 2 8-bit numbers, sum is of 8-bits
Add 48H & 56H

→ let's assume the first no. 48 is in memory location 2401 & the second no. 56 is in memory location 2402, the result should be stored in the memory location 2403.

→ LXI H, 2401
→ MOV A, M
→ INX H
→ MOV A, M → ADD M
→ STA 2403
→ HLT


⑧ Subtract 33H from 48H. [8-bit subtraction]

→ let's assume, the first no. 48H is in memory location 2401 & 33H in 2402.

The result is stored in memory location 2403.

→ LXI H, 2401
→ MOV A, M
→ INX H
→ SUB M
→ STA 2403 } or { → INX H
→ HLT } or { → MOV M, A
→ HLT

* Memory and I/O device interface in
Serial and Parallel communications
interface



DATA TRANSFER SCHEMES

There are 2 methods used to transmit data b/w digital device -

- ① Parallel Data Transmission
- ② Serial Data Transmission

In MP data transfer can take place b/w the MP & I/O devices, memory & I/O devices and MP & memory. These I/O devices are manufactured by using different manufacturing techniques like electrical, electronics, electro mechanical, mechanical, optical etc.


Due to using different manufacturing techniques, these I/O devices has different characteristics & special interfacing ckt's are required to interface I/O with MP.

The data transfer is preferred only when small amount of data are transferred by these schemes. The schemes are following -


- ① Parallel data transmission
- ② Serial data transmission

① Parallel data transmission

In this, various databits are simultaneously transmitted using multiple communication links b/w sender & receiver. The data is transmitted using parallel data transmission over the multiple channels at the same time. This means, data can be send much faster than using serial data transmission.



② Serial data transmission



In this, the data bits are transmitted serially over a common communication link, one after the other. ① It's normally used for long distance data transfer.

- ② It's also used in case where the amount of data being send relatively small.
- ③ It ensures that data integrity is maintained as it transmitted the data bit.


In this way, data bits are received synchronous to one another.

① Using a single wire, reduces cost but slows down the speed of transmission.

2 types → ① Synchronous data transmission
② Asynchronous data transmission

② a) Synchronous data transfer transmission

In this, a lot of data is sent in a block or packet. Each block has many characters & bits.




The word synchronization means occurrence at regular intervals. In this type of data transfer schemes, the transmitter & receiver are synchronized with same clock. It's simpler scheme from all data transfer schemes.

b) Asynchronous data transfer transmission

In this, only 1 character is sent at a time & whenever that a character is no. or alphabet. It uses start & stop bits for transferring data. The word asynchronous means occurrence at the irregular intervals.

It's low speed data transfer technique.
 Data transfer b/w the μP & peripheral
 is generally asynchronous b/c the speed of
 I/O devices doesn't match the speed
 of μPs.



Start bit = 0

Stop bit = 1

17-3-25

Hardware Description of Registers

A, B-C, D-E, H-L, PC, QSP, Temp. Registers
 flag R., 1/0 S R.

Memory Management

→ Primary

→ Secondary

Memory address and mapped

8085 μP → 16 Address lines

$$\rightarrow 2^{16} = 64K$$

→ bytes → 8 bit

65,536 registers.

Min. address location → 0000H

Max. address location → FFFFH

Memory mapped I/O & I/O mapped memory stream
Memory interfacing (RAM - EEPROM) DATE: 12/5/2023
PAGE NO: 1


8255 port

(Programmable bidirectional interface)

Memory chip = 256 bytes

$$= 2^8 \rightarrow 8 \text{ address lines}$$

B085 and 8255 interfacing



A ₁	A ₀	Operation
0	0	Select port A
0	1	B
1	0	C
1	1	CHR

CCR → Central word register is a 8 bit Register which control the 8255 internal operation & also control port direction.

ALE = 1 → address lines


ALE = 0 → data lines

27-3-25

DATE: / /20
PAGE NO.

* Micro-controllers 8051

- Difference b/w M.P. & M.C.
- RISC and CISC
- Architecture of 8051



- 32 general purpose registers (8-bit each)
- 6 interrupts (3 internal, 2 external, Reset)
- 16 bit PC & BPTR 16-bit
- 8 bit 89