Kimitation of BJT:

- emitter-base juriclion.
- 2. It has considerable noise level.

BIT

- Current controlled i.e IB controls the outpil current Ic
- > Three terminal collector, Base, Emitter

-> Current conduction is due to both & and holes. So bipdar dransistor.

FET

+ ot is a three-terminal, roltagecontrolled Semi-conductor device in which current conduction is due to the flow of only one of the two kinds of charge carriers i e election or holes. in the outful current Is-

- Three terminal Drain (D) Source (S) gate (4)

- -> FET can perform better amplification and Switching operation.
  - -> Current conduction is due to only one of the thro type charge corriers. E or hole. So FET is called Unipolar drammator.

The operation of the device depends on electric field intensity in the channel > thigh 3/p resistance

7 Power dissibation is small

- Majority Corranier device

> No minerity corriers.


effect on the device is very less and ... excellent thermal stability.

-> FET is small in loge. and early to

Six advantage:

- Smallorin the gain

3 Smeller gain bandwidth froduct.





Regions of FET:
Source of majority carrier. i.e. It is the terminal my
Source: It is the Source of majority carrier will be entering into device.

Drain: Dit drains the majority Carrier. It is the dermined by which majority corrier will be bearing the device.

gate. It is the dermined which couldn't majority carriers moving from Source

Channel: It is the region blue two gates.






For Vas? Vas

To = K (Vas Vas(k))

K = Po (on)

(Vas (vas(k)))



### \* Drain characteristics:

The drain characteristics is the graph of drain current (ID).
and drain-Source voltage (VDS).

From the graph, it can be seen that mist of the part of the curre is horizontal, showing constant drain current. Hence in this part of curve the EMOSFET beloves as a Contail current Source.

V48=+15V V48=+15V V48=+5V V08

A. The data sheet for an E-MosfeT gives ID cmi SwomA at Vers=10 V and Vas (H) = 1V. Determine the drain current for Vas = 5V.

here  $V_{4SCMN} = 10V$   $10 = K(V_{4s} - V_{4sCMN})^2 = 0$  $K = \frac{I_{0}(con)}{(V_{4sCMN})^2 - (10V - 1V)^2}$ 


Put volues in Eq. 0

ID = 6.17 (5 V-1V)

[ ID = 98.7m A.]

MOSFET characteristics:


is Drain characteristics: (In Yo Yos)



It is the minimum drain-source voltage at which the drain current becomes constant.


ii) Transfer characteristic : 2. ( ID Vx V45).

is Vas=0, ID= Toss ine IDSS to the value of Depletion (10 < IDSS) In when gate and source terminal are shorted in vac=0



when Vas is -ve, To hes below the value of Poss till To reaches in Nas - re. Tero se Nas= Nasloff)

when vas in the . To tes above the value of Ioss.




## MOSFET as a Smith: 3.

Dram characteristics of E. 1870SFET: (ID Vs Vos) for a given Vgs

In This region (V45 < VIL)

On This region, The MOSFET Smith I is in Off state, as There is no induced channel of w drain of Source



- In both Linear and Saturation region, The MOSFET is "ON state. difference is that in Linear region. The channel is continuous and ID & to The channel.
- > In Saturation region as  $V_{DS} > V_{QS} V_{H}$  . The channel pench off. i.e. broadens of resulting in a constant orein current reto.

To understand the operation of a Damp.

Mosfet as a Suitch, we

Counider the Simple circuit

as Fig. 1.

Russ

Rus

as a Switch, it must be operated in Cut-off and linear region.

· dessume the device is initially OFF.

is Vas > You (Shirtch on).

Vys is made possible. The MosfET enters in the linear region and The Switch is OH. This makes the light to durn ON.

of the input vas in 0 or < Vsh. The MosfET enters in cut-off state and sturm off. This in sturm will make the light to turn off.

7

#### mall Signal operating model of MOSFET: To main purpose of Small signal is to find the ac current and ac Vo Hage. So Let us consider a circuit which convict of both ac and do source. Voltages: (3-Types) rgs - ac voltage Vas -> DC voltage Vas > Vgs + Vas -> 0 Total voltage Similarly Current: id -> ac current To > de current in - dotal current 10=1d+10 → 2 is Current id: constant threshold voltage in Saturation regio ) How: ID = 1 Kn W (V45- Vt) - 3 Ly transistor asped ratio ite midth Adal Voltage So, in = 1 kn H ( 1948 - Nt) = 1 kn W. ((vgs + Vqs) - Vt) or 1 kn W ((Vqs + Vgs) - Vt) = 99

(a+b-c)= a+b+c+ 2ab -dbc-2ca

: gm = Kn W. [ Nus - Yt]

voltage gam: (Av) voltage gam = output voltage Impil voltage voltage gain Small Signal Equivalent Model: 3. Without internal Resistance To id= gm. vgs gm = idkogs A du nas Ar = gm. Ro S With internal renstance

ugs wo gnivgo or a you remistance remistance rooms and Av = gm. (Roll ro).

### Procedure for Small Signal Model: 2

- is Consider 3 terminals 4. D. 1.
- ii) There is no Connection this Gate and Source and there is no Current (input) flowing the Gate and Source.
- iii) But there is a current flow byw Drain and Source terminels.

  that is the constant current they is in the saduration region current is constant, so we can represent it with constant small signal current source gmogs ine id.

  I accurrent.

Johnst Makering & Jung 1.

1 - 1 P


15 10 pt 10

4, 1

8° 8 70

.T Amplifier Configuration: 11) Common Gate iii) Common drain

Configuration 1	4 1	5 1	D
CS	i/P	GND	0/6
C4	GHD	i/P	ano olb
CD	(1)	Charles	1 dun





Steps: Amplifier circuit is converted to Small Signal model ii) GET expression from Rin, Ro.

iii) Cet gam, Ar, Vi, Vo.

Mosfet Amplifier Configuration: 2.

O Common Source Configuration: - Lywith Rs.





ii. Input resistance: (Rim)

$$R_{m} = R_{sig} = \infty$$

$$R_{sig} = 0$$

Any Configuration nith gate (4) as impute have Rin = 00, is current is Lew.


in outfut renistance (Rout):


in voltage gain (Av):

Overall gan: (4v)

$$\frac{\text{rall } gan: (4v)}{\text{Gw} = \frac{\text{Vo.}}{\text{Visig}} = \frac{\text{Ia}(\text{Rollro})}{\text{Visig}} = -\frac{\text{Ia}(\text{Rollro})}{\text{Visig}} = -\frac{\text{Ia}(\text{Rollro})}{\text{Visig}} = -\frac{\text{Ia}(\text{Rollro})}{\text{Visig}}$$

# mmon Source Configuration: ( with Rg)






ii Input resistance: (Rin)

in output resistance: (Ro):

in) Voltage gain (Av):

to get Vinput consider the input fast; as




He have used voltage divider framula, which states that resistance in that branch divided by the sum of the resistance multiplied with source voltage.


$$A_{Y} = \frac{g_{m}R_{b}}{(1+g_{m}R_{s})} \qquad (as \frac{d}{v_{gs}} = g_{m})$$

# (2) Common drain Configuration : a


On Common drain Configuration the drain terminal is common between input and output. So Orain terminal connected to ground Source as output and Gate as input.



& If there is a resistance connected to source terminel, then hybrid T-model is considered for the MOSFET.



iii outfut resistance: Ro.



#### · Con durion / Remarks:

- The CS amplifiers has infinite input impedance and a moderately high output venistance, and a high voltage gain
- Reducing Ro reduces the outful resistances of a cs amplifier, but unfortunately, the voltage gain is also reduced.

  Alternate design can be employed to reduce the outful resistance.
- as most doansister amplifiers du.

ship topic

a Co

took white tooks arrange which

Mage gain (Av): Comidering the outfut Bort. wring The voltage divider No = Rs. . Ni Rs+ /gm  $Av = \frac{Rs}{Rs + \frac{1}{3}m} \cdot \frac{1}{\sqrt{s}} \quad \left( as \quad Av = \frac{V_0}{V_m} \right)$ Total overall gain: Gv.  $C_{1v} = \frac{V_{0}}{V_{0}}$   $C_{1v} = \frac{R_{0}}{R_{0}}$   $R_{0} + \frac{V_{0}}{R_{0}}$