

#### **UNIT-V**

#### **Transistor Biasing and Thermal Stabilization**

Need for biasing, operating point, load line analysis, BJT biasing- methods, basic stability, fixed bias, collector to base bias, self bias, Stabilization against variations in  $V_{BE}$ , Ic, and  $\beta$ , Stability factors, (S, S', S'), Bias compensation, Thermal runaway, Thermal stability.

FET Biasing- methods and stabilization.





\* The week signal is given to the transistor of amplified output is obtained from the collector.

\* The process of raising the strength of weak signal without any change is its general shape is known as Amplification.

\* A Transistor must be properly brased to operate as an amplifier.

AC isput signal to The bak of The Transistor.

\* The capacitor Cez is used to couple Ac output of the amplifier to load Re

#### DC Analysis:

For Dc, t=0

$$X_{c} = \frac{1}{2\pi J_{c}} = \frac{1}{0} = \infty$$

\* The De equivalent circuit is obtained by replacing all capacitoss by open circuit.




Fig: De Equivalent circuit

Load Line :

Applying KVL to the collector-Emiller circuit

- \* The equ (1) represent the Dc Load line with slope is / Rc 4 · y'intercept of vec .
  - \* When Ic = 0 is the transistor is in cutoff region

$$0 \Rightarrow 0 = -\frac{1}{\sqrt{Rc}} \frac{VcE + \frac{VcL}{Rc}}{Rc}$$

$$\frac{VcE}{Rc} = \frac{VcL}{Rc}$$

\* When VCE = 0 is The transistor is in saturation region

Te = Vec Re

Re

The two endpoints are (vec, 0) 4 (0, Vec).

\* A line passing through these points is called Dc load line as the slope of This line depends on The Dc load Rc.

## Quiescent point

\* Applying KVL to The back-Emilter circuit

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$V_{CC} - V_{BE} = I_B R_B$$

$$\bar{I}_B = \frac{V_{CC} - V_{BE}}{R_B}$$




Fig: Load line and a point

- \* This equation gives The value of base current.
- \* For this value of base current, opp characteristics of the amplifier is plotted which intersells the De load line at Q-point.
- \* Hence, a point indicates quiescent (inactive, still) value of collector-Emitter Voltage Vee 4 collector current Ic.

## Need for Biasing

\* The Transistor can be operated in 3 regions: cutoff-adive 4 Saturation by applying proper biasing conditions

Region of operation	Emilter-Base Junction	collector-Base Junction
cutoff Adive Saturation	Reverse biased forward biased forward biased	Reverse biased Reverse biased Forward biased


- \*In order to operate Transistor in The desired region we have to apply enternal de voltage of correct polarity 4 magnitude to me 2 junctions of the Transistor. This is called biasing of the Transistor.
- \* De biasing is used to establish proper values of Ic 4 VCE called The De operating point (or) queucent point (a) Q point.
- \* the value of Ic 4 VCE is expressed interms of operating point (or) & point.
- \* for faithful ampletio ation, & point must be elected properly.
- \* The fulfilment of the below condition is known as transistor biasing
  - 1. proper zoro signal collector current Ic
  - 2. proper bak-emitter vellage VBE
  - 3. proper collector-emitter Vellage VCE

Selection of operating point:

\* While fining The Q-point it has to be seen that The olp of the amplifier is a proper sinusoidal waveform for sinusoidal input without distortion.

- \* It an amplifier is not biased properly it can go into saturation con cutoff when an ilp signal is applied.
- \* By fining The Q-point at different positions, we can observe the variation in Ic + VCE corresponding to a given variation of IB.


case 1: When The a point is located is the middle of the De load line con center of the Active region



- \* The & point is fined at point
- \* The olp signal is sinusoidal waveform without any distortion
- \* Thus the point Q is the best operating point.

case 2: When The a point is located near The saturation region. \* The a point is fixed at 280 point P. \* The point p is very near to saturation region. \* The collector current Ic"it clipped only at the positive half cycle. VCC \* Eventhough The IB varies. Simusoidally, It is not a simusoidal woweform is distortion is present at \* .. The point P is not a suitable operating point. VCER

Case 3: When The Q-point is located near the cut-off region



- \* The @ point is fined at point R.
- \* The point R is very hear to the cut off region.
- \* The Ic is clipped at The negative half cycle.
- \* So point R is also not a suitable a point con operating point.

## Variation of Q-point (or) Factors Attecting stability of Q-point

- \* The biasing circuit should be designed to fin the operating point (or at The centere of the active region.
- \* But only fining of the operating point is not sufficent.
- \* While designing the biasing circuit, care should be taken so That the Q-point will not shift into an undesirable region (is cutoff or satural
- \* Deligning the bias circuit to stabilize The Q-point is taken as bias stability.

### Temperature

#### 1) Ico

- \* The flow of current in the circuit produces heat at the junctions.
- \* This heat incream The temperature at the junctions.
- \* Ide Know that The minority carriers are temperature dependent
- \* They increase with Temperature.
- \* The increase in the minority carriers increases The leakage current ICEO.


#### : ICEO = (1+B) ICBO

\*ICBO doubles for every 10°C rise in temperature.

- \* Increase in ILEO in turn Increase in The collector current.
- .. Ic = \$1 B + ICEO \* The increase in Ic further raises The temperature at the collector junction 4 The same cycle repeats.
- \* The encerive increase in Ic shifts The Q-point into the scaturation region, changing me operating condition set by biasing circuit.
- \* The power dissipation at collector have junction is

#### Pp = Vc Ic

- increase in the Ic increases the power dissipated at the collector junction.
- \* This is twen further increase the temperature of The junction 4 herce increak The Ic.
- \* The power is cumulative.
- \* the sencer heat produced at the collector bar junction may even burn 4 destroy me transistor.
- \* This situation is called Thermal runaway of The transistor.
  - \* For any Transistor the manimum power dissipation is always a
- \*This known as manimum power dissipation rating of a Transistor.



- \* The hyperbola give The maximum power dissipation for Transister
- \*If This limit is crossed The device will fail-

#### 2) VBE

- \* VBE change with temperature at The rate of 2.5 mv/°c
- \* IB depends upon VBE \* IB depends on VBE 4 Ic depends on IB. Ic depends on VBE.
- \* .: Ic changes with temperature due to change is VBE
- \* The change in Ic changes the R-point.

\* As Bdc Varies, Ic also varies, Since Ic = BIB

\* The change in Ic change the a-point.


### Transistor current gain hEE | B

\* There are change in the Transistor parameter among different units of the same type, same number.

\* It we take a transistor units of same type 4 use Them is the circuit, there is change in the B value in actual practice.

\* The biasing circuit a designed according to the required & value.

\* But due to change in ps from unit to unit, The Q-point may shift.



\* This fig: shows The CE ofp characters for a Transistor of The same type.

\* The dashed characteristics are for a Transistor whose B is much larger Than That of the Transistor represent Tree by solid curves.

#### Stability Factors

#### S:

\* The rate of change of collector current apoints respect to collector leaker current (Ico) at constant VBE 4 B is called stability factor

$$S = \frac{\partial Ic}{\partial Ico} \Big| VBE + B constant = \frac{\Delta Ic}{\Delta Ico} \Big| VBE + B constant$$

$$= \frac{\Delta Ic_2 - \Delta Ic_1}{\Delta Ico_2 - \Delta Ico_1} \Big| VBE + B constant$$

#### s':

\* The rate of change of collector current (ic) with respect to VBE alconstant I to 4 B is called stability factor s.

S' = 
$$\frac{\partial I_c}{\partial V_{BE}} \left| I_{LO} + \beta \right| Constant = \frac{\Delta I_c}{\Delta V_{BE}} \left| I_{LO} + \beta \right| Constant = \frac{\Delta I_{C2} - \Delta I_{C1}}{\Delta V_{BE}} \left| I_{LO} + \beta \right| Constant$$

\* The rate of change of collector current (Ic) with respect to B at constant Ico 4 VBE is called stability factor s".

$$S'' = \frac{\partial I_c}{\partial \beta} \Big|_{1c0 \text{ 4VBF constant}} = \frac{\Delta I_c}{\Delta \beta} \Big|_{1c0 \text{ 4VBF constant}}$$

= DIc2 - AIC1 | Ico 4 VBE constant

AB2-AB1 | Ico 4 VBE constant

AB2-AB1 | Ico 4 VBE constant

Discharge is obtained by expressing this change as the sum of individue changes due to 3 stability bactors.


#### Questions:

- 1. What is the need for transistor biasing?
- 2. Define operating point of BJT.
- 3. Mention the importance of DC and AC Load lines.
- 4. Define stability factor.
- 5. Define the stability factors S' and S".
- 6. Explain the factors affecting stability of Q Point.
- 7. What is thermal runaway? How to overcome the problem of thermal runaway in BJT?

# Different types of Biasing circuits / various biasing Methods for BJI

- 1. Fined Bias
- 2. tollector to Base Bias / Biasing with Freedback Resistor
- 3. Self Bias pro voltage Divider Bias

### 1. Fixed Bias | Bake Bias



\* For Dc 
$$\frac{1}{2\pi i c} = \frac{1}{0} = \infty$$

\* Apply KVL to The Base-Emitter circuit

\* When Vcc 4 RB are selected for a circuit IB is fined. Hence, The circuit is called Fined bias circuit.

$$Ic = \beta IB = \beta \left( \frac{Vcc - VgE}{R_B} \right)$$

### Collector Emitter Voltage (VCE)

\* Apply KVL to the collector-Emitter circuit

### Load line Analysis

\* Apply KVI to the collector-Emilter circuit

Ic = -1 VeF + Vec Pe


This equ represents de load line with slope of - /pe 4 y-intercept of vec

\* When Ic=0 is The transistor is in cutoff region

\* When VCE = 0 is: the transistor is in saturation region

Ic = Vcc Re \*Thus the e end points are (Vec. 10) 4 (0, Vec)

\* By joining This e end points De load line is drawn.



\* The saturation current for the circuit " I c sat = Vcc Pe

#### Stability factors

S:  

$$S = \frac{\partial Ic}{\partial Ico} | vBE + B constant (cor) \Delta Ico | vBE + B constant$$

\* We Know That

 $T_B = \frac{V_{CC} - V_{BE}}{R_B}$ No tellector current present in This equation. So  $\frac{\partial T_R}{\partial T_C} = 0$  — (1)

differentiate Ic with respect o Ic we get

$$\frac{\partial J_c}{\partial I_c} = \beta \frac{\partial I_B}{\partial I_c} + (1 + \beta) \frac{\partial I_{to}}{\partial I_c}$$

$$1 = \beta \frac{\partial I_B}{\partial I_c} + (1 + \beta) \times \frac{1}{S}$$

$$1 - \beta \frac{\partial I_B}{\partial I_c} = \frac{1 + \beta}{S}$$

$$S = \frac{1 + \beta}{1 - \beta \frac{\partial I_B}{\partial I_c}} - \emptyset$$

\* Substitute 1 in 1

$$S = \frac{1+\beta}{1-\beta(0)}$$

$$S = 1+\beta$$

$$S' = \frac{\partial Ic}{\partial VBE} \left| IGO + \beta constant (or) \frac{\Delta Ic}{\Delta VBE} \right| Ico + \beta constant$$

IN. K. T

\* substitute IB in Ic

$$I_{c} = \beta \left( \frac{Vec - VBE}{RB} \right) + (1+\beta) I_{co}$$

$$I_{c} = \beta \frac{Vec}{RB} - \frac{\beta VBE}{RB} + (1+\beta) I_{co} - 3$$

\* differentiate w. r. to YBE

$$S^1 = -\frac{\beta}{R_B}$$

$$S = 1 + \beta$$
  $ds' = -\frac{\beta}{R_B}$ 

In s' Multiply neumerator of denominator by (1+ B) we get

$$s' = -\frac{\beta(1+\beta)}{R_B(1+\beta)} = \frac{-\beta s}{R_B(1+\beta)}$$

IB = VCC - VBE

From (3)

$$\exists c = \frac{\beta VCC}{RB} - \frac{\beta VBE}{RB} + (1+\beta) \exists co$$

differentiate w.T. to

$$= IB + Ico$$

$$= IB + O$$

$$= IB + O$$

$$\therefore IB >> Ro$$

$$\therefore IB >> Ro$$

$$\therefore IB >> Ro$$

$$\therefore IB >> Ro$$

$$S'' = \frac{\partial I}{\partial R} = \frac{IC}{B}$$

Relation blw s 4 s

In s" Multiply Numerator 4 denominator by (1+B) we get

$$S'' = \frac{Ic(1+\beta)}{\beta(1+\beta)} = \frac{IcS}{\beta(1+\beta)}$$
 ::  $S = 1+\beta$ 

#### Advantages:

\* Simple circuit which use very few components.

\* The operating point can be fixed anywhere in the active region of The characteristics by simply changing the value of RB. Thus it provides maximum flexibility in the design.


#### Disadvantages

1. Thermal stability is not provided by this circuit. so The operation point is not maintained. Ic = BIB + IcEO

- 2. Since Ic = \$18 4 IB is already fined; Ic depends on B which change unit to unit of shifts me operating point.
- # The stabilization of operating point is very poor in The fined bias circuit. Because of this reason The fined bias circuit need some modifications.
  - # In The modified circuit, RB is connected blw collector of base. Hence the collector to bak bias circuit. Circuit is called

Through the Re.

2. Wellector to Base Bias | Biasing with Freedback Resistor



\* It's an improvement over the fined bias method \* The relistor is connected blu the back of the collector of the transistor. Hence The circuit is called \* Thus IB flows Through RB 4 (Ic+IB) blows

#### De Analysis

Collector Current Ic

\* Apply KVL to The bak-Emilter circuit VCC - (IB+Ic) RC - IB RB - VBE = 0 VCC - (B+1) IPC - IB RB - VBE = 0 VCC - JB ((B+1)PC+ PB) - VBE = 0 Vcc - VBE = IB ((B+1) Pc+ PB)

# If There is a change in B due to piece to RB+(BH) Rc |
Piece variation by Transistors. Then Ic tends to increase. As The result vollage deep acro

\* The supply voltage Vec is constant, due to increase in Icke, was Lecenses . Due to reduction in Vec. 18 decreases. This IB reduction in lead to increase Ic.

$$W \cdot K \cdot T$$
  $Ig = Ic$   $\beta$   $Ic = \beta Ig$ 

Collector Emitter Vollage Vee

\* Apply KVL to the collector - Emitter circuit

Load Line Analysia

\* Apply KVL to The collector- Emitter circuit


\* The equation represents a De Load line with slope of -1/2 4 y-intercept VCL Re

\* When Ic=0 is Transister is in cut-of region

\* When VCE =0 is Transistor is in saturation region

\* Thus The 2 end points are (vcc. 0) 4 (o. vcc). by joining The 2 end points De load line is drawn.

\* From Bak-Emilter circuit



The saturation current for the circuit is Ic sat = Vec

### Stability Factors

S: Apply hor to The bar-Emitter junction

VCC = JCRC + IB (RC+RB) + VBE Mhen IB changes by DIB 4 Ic changes by DIC There is no effect on VCC 4 VBE

\* so The equation becomes

$$\frac{\partial IB}{\partial Ic} = \frac{Pc}{Pc+PB} - 0$$

\* substitute (1) in s

$$S = \frac{1+\beta}{1-\beta\left(\frac{\partial \Sigma B}{\partial 2L}\right)} = \frac{1+\beta}{1-\beta\left(\frac{-\beta C}{\beta C+\beta B}\right)}$$

$$S = \frac{1+\beta}{1+\beta\left(\frac{Rc}{Rc+RB}\right)}$$

\* The collector - Bake bias circuit is having Letter stability factor Than fined bias circuit.


\* Hence The circuit provides better stability than fined bias circuis

$$S' = \frac{-\beta}{RB + (1+\beta)Rc}$$

$$S'' = \frac{2c}{\beta} \left(\frac{S}{1+\beta}\right)$$

$$S'' = \frac{2c}{\beta} \left( \frac{S}{1+\beta} \right)$$

## 3. Voltage Divider Bias | Selb Bias | Potential divider Bias



- \* The binding is provided by P1, R2 4 RE.
- \* The resistors P. 4P2 act as a potential divider giving a fined Vellage to point Bie base.
- Vie \* If Ic increased due to change in temperature to.

  B, The IE also Thoreased of the Voltage obiop across

  FE increased, decreasing The VBE.
  - \* Due to reduction in VBE, IB 42c also reduced.

    \*\* We can say that negative freedback enist in
    the Emitter bias circuit.
- \* The rollage acress \$2 is the back vollage V8.
- \* Apply voltage divider Theorem to find VB We get

$$V_{B} = \frac{P_{2}(I)}{P_{1}(I+I_{B})+P_{2}(I)} \times V_{CC}$$

$$\vdots I >> I_{B} \quad \text{so we can omit}$$


$$I + I_{B}$$

So 
$$V_{B} = \frac{R_{2}}{R_{1} + R_{2}} V_{CC}$$

\* The voltage a cross RE is VE

\* Apply KVL to The collector - Emitter circuit we get

## Modified circuit



- Theri men's egate circuit
- Here, R14R2 are replaced by R84VT, where RB is The parallel combination of R14R24 VT is the Therenin's Voltage.

\* RB is calculated as RB = 
$$\frac{R_1R_2}{R_1+R_2}$$

VBE = VT - IB(PB+PE)-ICPE

#### Stability Factors

\* Here The Therinen's voltage VT is given by

$$V_T = \frac{R_2 \text{ Vec}}{R_1 + R_2}$$
 4 R1 4R2 replaced by RB.

\* Apply KVL to The ban - Emitter junction

\*differentiate eqn () w.r. to Ic 4 V8E to be is dependent of Ic

$$0 = \frac{\partial I_B}{\partial I_C} R_B + 0 + \frac{\partial I_B}{\partial I_C} R_E + \frac{\partial I_C}{\partial I_C} R_E$$

$$0 = \frac{\partial I_B}{\partial I_C} (R_B + R_E) + R_E$$

$$\frac{\partial I_B}{\partial I_C} = \frac{-R_E}{R_B + R_E} - 0$$

\* W. K.T

$$S = \frac{1+\beta}{1-\beta\left(\frac{21B}{\partial cc}\right)} = \frac{1+\beta}{1-\beta\left(\frac{-\beta E}{\beta E+\beta E}\right)} = \frac{1+\beta}{1+\beta\left(\frac{\beta E}{\beta E+\beta E}\right)}$$

\* Take LCM

$$S = \frac{(1+\beta)(R_8+R_E)}{R_8+R_E+\beta R_E} = \frac{(1+\beta)(R_8+R_E)}{R_8+(1+\beta)R_E}$$

\* Dividing each term by RE we get

$$S = \frac{(1+\beta)(\frac{RB}{RE} + \frac{RE}{RE})}{\frac{RB}{RE} + (1+\beta)\frac{RB}{RE}} = \frac{(1+\beta)(1+\frac{RB}{RE})}{(1+\beta) + \frac{RB}{RE}}$$

\*The ration RB|RE controls value of stability factor S.

\*If RB|RE LL1 Then 
$$S = \frac{1+R}{1+R} = 1$$

SI

\* W.K.T

\* By rewriting The eqn O interms of IB

$$IB = \frac{I(-(1+\beta)I\omega}{\beta} - \mathfrak{D}$$

\* Substitute IB is eqn 3 we get

(3) 
$$V_{BE} = V_T - (RE+P_E) I_B - REIC$$

$$= V_T - (RE+P_E) \left[ \frac{J_C - (I+B)J_{CO}}{B} \right] - REIC$$

$$= V_T - \frac{(PE+P_E)J_C}{B} + \frac{(PE+P_E)(I+B)J_{IO}}{B} - PEIC$$
\* Take The common tesm's Outside

VBE = VT - [(1+ B) RE + PB] Ic (PE+ PB) (1+ B) Iw \_6

# differ Buli ate eqn 6 w- 5. 10 VBE

$$\frac{\partial VBE}{\partial VBE} = 0 - \left(\frac{(1+\beta)PE + PB}{\beta}\right) \frac{\partial IC}{\partial VBE} + 0$$

$$\frac{\partial IC}{\partial VBE} = \frac{-\beta}{PB + (1+\beta)PE}$$

$$S' = -\beta$$

$$S' = \frac{-\beta}{\beta + (1+\beta)\beta}$$

$$VBE = V_T - \frac{(RB + (I+B)RE)Ic}{\beta} + \frac{[(RE + RB)(I+B)]I\omega}{\beta}$$

$$= V_T - \frac{[RB + (I+B)RE]Ic}{\beta} + \frac{1}{V' - 0}$$

$$= can rewrite The ear (6) interms of Ic$$

\* We can rewrite The egn @ interms of Ic

$$\Im c = \frac{(VT - V' - VBE)\beta}{(VT - V' - VBE)\beta} - \oplus \Rightarrow \frac{u}{v} \text{ format}$$

$$RB + (I+B)\beta E \qquad L \Rightarrow v = \frac{du - u dv}{v^2}$$

\* differentiating eqn @ w.r. to B

$$\frac{\partial \mathfrak{I}_{\ell}}{\partial \beta} = \frac{R_{\mathsf{B}} + (1+\beta) \, R_{\mathsf{E}} \, (V_{\mathsf{T}} - \mathsf{V}' - \mathsf{V}_{\mathsf{BE}}) - \beta \, (V_{\mathsf{T}} - \mathsf{V}' - \mathsf{V}_{\mathsf{BE}}) \, R_{\mathsf{E}}}{\left( \, R_{\mathsf{B}} + (1+\beta) \, R_{\mathsf{E}} \, \right)^2}$$

\* Multiply numerator 4 denominator by (1+B) 1 B

$$\frac{\partial Ic}{\partial \beta} = \frac{S}{\beta(1+\beta)} \times Ic$$

$$S'' = \frac{T_c S}{\beta(1+\beta)}$$

### Advantages

- \* The Stability factor S for voltage divider bias is less as compared to another biating circuit
- \* So This circuit is more stable 4 hence it's most commonly med.

# Load line Analysis for voltage divider bias

\* Apply KVL to the collector-Emitter circuit


AMune IE = Ic \*

$$Vcc - Ic (Rc+RE) - VcE = 0$$

$$Ic = \frac{1}{Rc+RE} VcE + \frac{Vcc}{Rc+RE}$$

- \* This equation represents me de load live with slope of 1 # 4. information
  - \* When Ic=0 is the transistor is in cut-of negion
  - \* When VCE = 0 is The transistor is in saturation major

- \* Thus The end points are (vec. 0) 4 (0, vec ) By joining Thek & end points, a De land line is drawn.
  - \* From the bak emitter circuit




\* The saturation current for the circuit


is 
$$T_{c,sat} = \frac{V_{c,c}}{P_{c,+}P_{E}}$$

#### Questions:

- 1. What are the different types of biasing techniques for BJT?
- 2. Draw a Fixed Bias Circuit of BJT. Derive the three stability factors.
- 3. What are the advantages and disadvantages of Fixed Bias Circuit?
- 4. With neat diagram, explain Collector to Base Bias Circuit of BJT. Derive S, S' and S".
- 5. Mention the advantages and disadvantages of Collector to Base Bias Circuit.
- 6. Which biasing method provides more stabilization against the three types of biasing methods? Why?
- 7. With neat diagram, explain Voltage Divider Bias Circuit of BJT. Derive S, S' and S".
- 8. Write the advantages and disadvantages of Voltage Divider Bias.
- 9. For the circuit shown in Figure, Calculate  $I_B$ ,  $I_C$ ,  $V_{CE}$ ,  $V_B$ ,  $V_C$  and  $V_{BC}$ . Assume that  $V_{BE} = 0.7V$  and  $\beta = 50$ .



10. Calculate the Q point values ( $I_C$  and  $V_{CE}$ ) for the circuit shown in the Figure.



#### Bias compensation | Methods of stabilizing The Q-point

\* The compensation Techniques uses Temperature sensitive devices such as diodes. Transistors. Thermistors etc. to maintain The operating point constant.

1. Diode compensation Techniques

1. compensation for VBE

a) Diode in Emitter circuit


b) Diode in Volkage Divider circuit

2. compensation for Ico

2. Thermistor Compensation Technique 3. Sensistos compensation Technique

## 1. Diode compensation Technique

## 1. Compensation for VBE



\* Here, separate supply VDD is used to Keep diode in Forward bias condition.

\* If the diode 4 Transistor are of same material. The voltage across the Diode will have the same temperature welficient (-2.5 mV/°c) as the VBE.

is temperature, VD changes by DVD4

DVD = DVBE, The change tend to cancel each other.

#### \* We Know.

$$V_{BE} = V_{T} - \left[\frac{R_{B} + (1+\beta)R_{E}}{\beta}\right] I_{c} + \left[\frac{(R_{E} + R_{B})(1+\beta)}{\beta}\right] I_{co}$$

$$\left[\frac{R_{B} + (1+\beta)R_{E}}{\beta}\right] I_{c} = V_{T} - V_{BE} + \left[\frac{(R_{E} + R_{B})(1+\beta)}{\beta}\right] I_{co}$$


$$I_{c} = \frac{\beta[V_{T} - V_{BE}] + \beta[(R_{E} + R_{B})(1+\beta)]I_{co}}{\beta}$$

$$R_{B} + (1+\beta)R_{E}$$

\* We modify The equation

Ic =  $\frac{\beta \left[V - (V_{BE} - V_{D})\right] + (R_{E} + R_{B})(1 + \beta) I_{CO}}{R_{B} + (1 + \beta) R_{E}}$ \*Ic will be insensitive to variations in  $V_{BE}$ .

## b) Diode in Voltage Divider circuit



Here, The diode is connected in series with raistance Re in the voltage divider circuit 4 it is forward bias condition.

Vcc \*We derived for voltage divider bias

$$TE = \frac{V_B - V_{BE}}{R_E}$$
and
$$TE = \frac{V_E}{R_E} + T_C \simeq T_E$$

$$T_C \simeq \frac{V_B - V_{BE}}{R_E} - D$$

\* When VBE change with temperature Ic also changes. \* The voltage at The base UB is now

\* sub eqn @ in O

\* It The diode 4 The Transistor are of the same material, the voltage across the diade will have the same temperature coefficient (-2.5 mv/°) as The VBF.


\* So the VBE changes by DVBE with change in temperature. Vo changes by DVD 4 DVD = DVBE. The change tend to cancel each other.

\* the collector current as

- \* Which is unaffected due to change in VBE.
- \* the biasing is provided by R. . R. 4 PE.

\* The change is VRF due to temperature are compensated by changes is The diode voltage which keeps Ic stable at Q. point.

2. compensation for Ico / Diode compensation for germanium Transist In case of Ge, changes in Ico with Temperature are comparatevely larger than Si Transistor.



\* It plays more role in Ic stability than the change Il 3 Re in VBE.

- \* It offers stabilization against variation in Ito.
- \* Here, The diode is kept in reverse bias condition
- \* In reverse bias condition the current flowing through diode is only The leakage current (Io).

\* If the diode 4 The Transistor are of the same type 4 material. The leakage current Io of the diode will increase with temperature at The same rate as The collector leatings current Ico.

$$I = \frac{Vec - VBE}{P_1} + I = 1B + I_0$$

\* For the Transistor VBE = 0.2 V. which is very small 4 neglecting change in VBE with temperature.

\* We can write

\* We know


\* is BYYI We get

\* We assume

\* As I is constant. Ic remains fairly constant.

\* We can say that changes by Ico with temperature are compensated by diode 4 Thus collector surrent remains fairly constant.

## 2. Thermistor Compensation Technique




\* This method was Temperature sensitive derives such as Thermixtors rather than diode (or) Transiston

\* It has negative temperature coefficient. its resistance decreased exponentially with increasin Temperature: as shown in fig:

\* Slope of This curve = ORT

\* The DRT is the temperature coefficient for Thermistor has negative temperature well-wient registance (NTC).



In This figure:

\* R2 is replaced by Theomistor RT in self bias


\* With increak in Temperature RT decream.

\* Hence the voltage drop across it also decreases.

\* The voltage brop is nothing but voltage at The base with respect to ground. Hence VBE decreases which decrease IB.

\* This behaviour will tend to offset the increase in Ic with Temperature

Ic = BIB + (1+B) IcBO -> In This equation, There is increase in IcBO 4 decrease in IB which keeps Ic almost constant.



In This Fig:

\* The Thermistor is connected blu Emitter of Vice to minimize the increase in Ic due to changes in Ico, B (or) VBE with Temperature.

\* It increases with Temperature 4 R. decreases with increase in Temperature.

increase The Voltage drop across it.


\* The Emilter-Bake junction is forward bland.

- \* But due to increase in voltage drop across RE. emitter is made more positive which decreams The forward bias voltage VBE.
- \* Hence bak current decreaks.
- \* Ic is given by

#### Ic = \$18 + (1+ B) 2080


\* As ICBO increases with Temperature, IB decreases 4 hence Ic remains fairly constant.

## 3. Sensistor compensation Technique



- This method was temperature servitive derical such as sensister rather than diade on Transister.

  ART # It has a positive temperature iselficient. its
  - resistance increases exponentially with increase temperature.
- \* Slope of This curve = DRT .
- \* ART is the temperature coefficient for sensistor 4 the slope is position
- \* So we can say that sensistor have possitive temperature coefficient of ruistance (PTC)



In this fig:

- \* RI is replaced by sensistor RT in self bias circuit.

  \* Now RT 4 R2 are 2 resistors of the potential divider
- \* As temperature increases, RT increases which decrease The current flowing Through it.
  - \* Hence the current through \$2 decreases which decrease The Vollage drop across it.
    - \* Voltage drop across R2 is the voltage blw back 4 ground.
      - \*So VBE decreases which decreases IB.

Ic = BIB + (1+B) ILBO -> When ICBO increase with increase in Temperature, IB decreases due to reduction in VBE, maintaining Ic fairly constant.

### Thermal Stability

\* The maximum average power Pormon which a transistor can dissipate depends upon the transistor construction 4 may like is The range from a few milliwalts to 200 W.

\* The power dissipated within the transistor is predominantly The power dissipated at its collector base junction.

\* For Si transistor This temperature is in The range 150 to 225°C 4 for the transistor it's between 60 100°C.

\* The Collector - bak junction temperature may rise because of

1. Due to rise is ambient temperature

2. Due to self heating.

\* The increase in collector current (Ic) increase the power dissipated at the collector junction. This is turn further increa The temperature of the junction 4 hence increase in the collector current (Ic). The proun is cumulative 4 it's referred to as Self healing. The excess heat produced at The collector base junction may even burn 4 destroy The travistor. This situatic is called theormal ownaway of the bransistor.

## 1. Thermal Resistance

\* The stead state temperature rine at The collector junction is proportional to the power dissipated at the junction .

\* It's given as

Where

Tj - Jundion temperature in oc

TA - Ambient temperature in oc.

Po- power in walts disripated at the collector junction

0 - constant of proportionality.


$$\frac{\partial P_{0}}{\partial T_{j}} = \frac{1}{\theta} - \theta$$
 so there is a series of the series

\* substitute eqn 4 is @ we get

Tri & This condition must be satisfied to prevent Thermal runaway.

\* By proper duign of biasing circuit it's possible to ensure That the transistor can't runaway below a specified ambient temperature (or) even under any condition.

# Voltage Divider Bias Circuit



= D.c power input to the circuit - power lost all I'R in Fre SEL FRE RC 4 RE

Differentiate equ @ w.r. to Ic wegget


\* Rewrite ogn 6

\*The B. which is constant of proportionality is referred to as Thermal resistance.

$$\theta = \frac{T_{j} - T_{A}}{P_{p}} = 0$$

\* the Unit of & is Thermal resistance, is oc watt.

\* The O various from 0.2°clw for a high power transister with an efficient heat sink to 1000°clw for a low power transister with the manimum collector power Pc allowed for safe operation is specified at 25°c.



→ \*This wrve is power-temperature derating curve for a germanium transistor.

20 10 60 60 100 > The shows that above 25°c, collector power must be decreated 4 at the case temperature or which the

transistor may operate, pe is reduced to zero.

### 2. Condition for Thermal Stability

\* The Thermal runaway may even burn & destroy
The transistor it's necessary to avoid Thermal runaway

\* The required condition to avoid Thermal runaway
is that The rate at which heat is released at the collecte
junction must hot exceed the rate at which the
heat can be dissipated.

\* It's given by

\*DiHerenliate can O we get

$$T_j = T_A = \theta P_D \quad w. r. to T_j \quad w.e. get$$

$$1 = \theta \frac{\partial P_D}{\partial T_j}$$

$$\frac{\partial I_{L}}{\partial T_{j}} = S \frac{\partial I_{LO}}{\partial T_{j}} + S' \frac{\partial VBE}{\partial T_{j}} + S'' \frac{\partial B}{\partial T_{j}} - \Theta$$

\*The junction temperature affect The Ic by affecting, Ico. VBE + B.

\* But for thermal runaway The attest of Ico dominates.

$$\frac{\partial \mathcal{I}_{i}}{\partial \mathcal{I}_{i}} = \frac{\partial \mathcal{I}_{eo}}{\partial \mathcal{I}_{i}} - 0$$

\* As The reverse saturation current (Iw) you boom Siffice transistor increases about 7%. 10c.

\* substitute values of DIC 4 DPC is eqn @ we get

\* Now substitute the value of DIC 4 DPC From eqn 134 8 ist egn @ we get,

·: VCC L 21c (RC+RE)

\* Apply KVL to the collector- Emitter junction of Voltage divider bias circuit we get

VCE = Vec -Ic (RL+RE)

\*Substitute value of Ic (PC+PE) in eqn (5) we get

Vec 2 Vec - Vec

Vec 4 Vec 2

\*Thus if Vec 2 Vec 3

\*But in transformer coupled circuit Re 4 Re are quite


small 4 Vec = Vec.

\*Hence it's necessary to design transformer coupled circuits with

Stability factor as class to 1 as possible to avoid Thormal run avages

#### Questions:

- 1. What do you understand by bias stabilization and bias compensation? Why it is necessary in transistor amplifiers?
- 2. What is a condition for thermal stability?
- 3. Explain bias compensation using sensistors.
- 4. Write notes on bias compensation using thermistors.
- 5. Explain the diode compensation technique.
- 6. Derive the condition for thermal stability.
- 7. Calculate the value of thermal resistance  $\theta$  for the transistor in the circuit shown in the Figure. In order to make circuit thermally stable. Assume that  $I_{co} = 1$  nA at  $25^{\circ}$ C.



## Design of biasing for JEET


\* FET - Field Effect Transistor - It's a semiconductor device which depends for its operation on the control of current by an electric field.

Junction field Ettet Metal-onide-semi conductor Transistor (or) FFT Transistor (MOSFET)

FET differs from the BIT in the following characteristics

- 1. It's operation depends upon the flow of majority carriers Only.
- 2. It's simpler to fabricate + occupies les space.
- 3. It exhibits a high input resistance typically many megachors.
- 4. It's less notify compared to BJT.
- 5. It exhibits no offset vollage at two drain current

## 1. Fined Bias | Grate



\* To make the hate-source jundion neverth biand a separate supply Vaca is connected such that gate is more negative than the source.

#### Dc Analysis:

- \* For de analysis coupling capacitors are open circuited.
  - \* The current Through Ron is In which is D.
- \*This permits Ru to replace by short circuit


equivalent, simplifying the fined bias circuit.

I co = 0 anys \* Apply KVL to the Grate to source junction VGS + Vau = D

- \* Since Van is a fined de supply. The vollage Vus is fixed in magnitude 4 hence The name fined bias circuit
  - \* For fined bias circuit The ID can be calculated as ID = IDSS (1 - Vus)2
  - \* Apply KVI to The Drain to Source junction

Q-Point

## 2. Voltage Divider Bias / potential Divider Bias



\* The voltage at the source of the JFET mult be more paritive Than the voll-age of to Vo at the Grake in Order to keep the Grate-Source jundion reverse biard.


\* The source Voltage is

\* The Crate voltage is set by resistors R14 Ps as empressed by The following equation with The voltage divider formula

$$V_{D} = \left(\frac{P_2}{P_1 + P_2}\right) V_{DD} \qquad \qquad \therefore \quad I_{D} = 0$$

## De Analysis:

\* For de analysis The coupling capacitors are open circuited



\* Apply KVL to the hate-source junction

$$Vu - Vu s - Vs = 0$$

$$Vu s = Vu - Vs$$

$$= Vu - Is Rs$$


to The Drain - Source Junction. \* Apply KVL

#### Q-point:

$$IDQ = IDSS \left[1 - \frac{V_{IS}}{V_p}\right]^2$$

$$VDSQ = V_{DD} - IDQ \left(R_D + R_S\right)$$

#### 3. Self Bias



\* The trate-source junction is always reverk biased.

\* The condition requires negative Vas for n-cho JEET +a positive vas for p-channel JEET.

\* The Ron dow not affect the bins because it has ensulially no voltage drop across it.

\* , . The Crate remains at ov.

The voltage drop across raistor Rs make The brote-Source junction general brand.

Is produces voltage drop across Rs 4 make the source positive wirts ground.

Since

Is=ID 4 Va=0 Then Vs=IsPs= IDPs \* The Grate-Source Vollage is

## For p channel:

voltage drop across Rs + make the source negative with ground .


Since

Is=ID + Vu=0 then Vs=-IsRs=-IDRs

\* The Grate-Source Vollage is

### Dc Analysis:

for h-channel



For de analysis The coupling capacitors are replaced by open siruit 4 R is replaced by short circuit equivalent, since In=0.

W. K.T

$$ID = IDSS \left(1 - \frac{Vus}{VP}\right)^2 - 0$$

Substitute The value of vus is egn O

0 =) ID = IDSS 
$$\left(1 - \frac{(-10 \text{ Ps})}{\text{Vp}}\right)^2 \rightarrow \text{for } n\text{-channel}$$

$$= IDSS \left(1 + \frac{IDPL}{\text{Vp}}\right)^2$$

Apply KVL to the Drain to source junction

... 
$$VDS = VDD - VS - IDRD$$

$$= VDD - IDRS - IDRD$$

$$= VDD - ID(RS + RD)$$

## Design of Biasing for MOSFET

- \*MOSFET Metal Onide Semiconductor Field Effect Transistor
  - \* It has a Grate, Source & Drain like the JEFT.
  - \* The Drain current (ID) in The MosfeT is controlled by The Grate-Source Voltage Vois-
  - \* There are 2 types of MOSFETS Enhancemend type Deptetion type (D-MOSFET) (E-MOSFET)

\* MOSFET is also referred to as an IDATE because The gate is isolated from the channel.

#### 1. DMOSFET

- \* It is similar to the circuit und for JEET biasing
- \* The primary difference b/w the two is the fact that depletion type Mosfe is also permits operating points with positive value of vus for n-channel 4 negative values of rus for p-channel.
- \* To have positive values of Vus for n-channel 4 togetive value of Vue for p-channel self toias circuit is unsuitable.

#### 2. EMOSFET


\* It's similar to The circuit und for JEET biasing.

\* The primary difference blw the two is the fact that Enhancement type Mosfets also permits operating points with positive value of Vas for n-channel & negative values of vas for p-channel.

\* To have positive values of Vus The h-channel + negative value of Vus for p-channel Self bias circuit in unsuitable.

\* Here. we will discuss only feedback bias 4 voltage divider bias circuit.


#### 1. Feed Back Bias



#### De Analysis:


\* For de Analytic we can replace coupling capacitors by open circuit 4 replace The Ros by a short arount equivalent. Since In=0.

\* The Drain of Grate Terminale are shorted.



to the Drain - source junction \* Apply KVL

## 2. Voltage Divider Bias



\* The biaring ruistors R14 F2 are designed to provide positive gate to source voltage.

\* Apply KUL to The Crate-soure junction

#### Questions:

- 1. Mention the different types of biasing circuits for JFET.
- 2. With neat diagram, explain Fixed bias of JFET.
- 3. Discuss Voltage Divider Biasing circuit of JFET.
- 4. Describe Self Bias Circuit of JFET with neat diagram.
- 5. Explain the biasing methods of MOSFET.