

NIT-D:

→ Metal oxide Semiconductor field
Effect transistor

MOSFET Cirail:

Limitation of BJT

?

6

1. It has low input impedance because
of forward biased
emitter-base
junction.

2. It has considerable noise level.

BJT

→ Current-controlled

device


ve I_b controls the
output current I_c

→ Three terminal

collector, Base, Emitter

→ Current conduction is due to both
electrons and holes. Lo
bipolar transistor.

Control current
(I_B)



→

FET

It is a

three-terminal,
voltage-

controlled Semi-conductor device in which
current conduction is due to

the flow of

only

of

charg

e

Kinds

or holes.

input

one

The two
carriers sie election

ie. V_{as} controls the

output current

ID-

→

Three terminal

Drain (D)

Source (S)

gate (G)

~ FET com

→

perform better
amplification and
Switching

operatio
n.

Current conduction is due to
only

one

of

The two type charge
carriers.

I or hole. So FET is called

Unipolar

transistor.

D (Drain)

(Control
voltage)

NGS FET

(guide
line)

S
(Source).

six
advantages
are.

Smallerine Jain

→ The
operatio
n

The device
depends

on electric
field
intensity

→ High ρ/p
resistance

small

→ Power dissipation
is **Small**

Majority

Carrasier device

> No minority
Carriers.

in the channel

→ No leakage current and temperature

effe

ct

on the device is

ver

y

less and

- . excellent

thermal stability

60

→ FFT is Small in size,
and easy to

- Smaller gain
bandwidth product.

fabric
ade.

JFET

FET

n.channel

MOSFET

Depletion
n
MOSFET

Enhancement
BIOSFET

p-channel



Regions of

FET:-

Source: It is the source of majority Carrier . i.e. It is the terminal by

which majority carrier will be entering into device.

Drain: It drains the majority Carrier. It is the terminal

carrier will be leaving the device.

by which majority

gate. It is the terminal which control majority Carriers moving from Source

To drain.

channel: It is the region below two gates.

hing of

MOSFET

S

Sym
bol.

in-chamel Enhancail MOSFET. C

,
ग
substrat
body
and

take p:type
body

contouc
h
[Nys
5744

Jannel.

Deflatio
n
région

.

-
o

how to is created?

mitel

Brady

Fer

interna

lly

Connected

So that it

9

S

2

channel
&MOSPET

diffuse tar on-type
Semiconductor as in fig.

can be undered
as one terminal

(SiO₂)
(very then)

Was + Is .

to generile
current-

I work as an insuletor (no charge

passes thor

no current
flow,

Current flows from Dram to
Source:

→ Depletion
region

VD
S

m

the Chijl
potabiel.

P low
potential

→ no currut (! D20)

* V1s=0, no channel
connecting

Souce & drain e ID=0

CEMOSFET
generally
off)

(رمان
)

copacilor P. Pr

collect
charge

H
ol

of &
dielectric in
pla
ce


characla
uch

threshe
dd
voltage

restrict flow
of
charge. (insulator 9

trasfer
charict.
Grain charect.

ereity the layer of the TUFET



id J,
Reverse
Bies.

L
So depletion region
des means.
flow for Drain to
force .
charges can't
flow fr

↓
se Appliciter of a bettery
4/0 Oran and source no

current flows. So

channel is to

H/W

gate

attached a

battery

& source.

→ Induced n-channel.

Transfer

character

es

characteristic,

130)

It is the plot of drain current and gate-source voltage.

(of V_{GS}

$< V_{th}$), there

is no induced channel. and $I_D=0$.

$V_{GS} =$

V_{th}

I_D

$V_{GS} - V_{th}$

EMOSFET ON and induced channel

$V_{GS} >$

V_{th}

width of induced channel increases hence

I_D increases.

n-channel Enhancement

PMOS FET:

mb
oli

PLOS

FET

D (Dram)

get
e

mistruition
/wooding

SWSource

+

NDS

9

A

Metallic contact.

5102

m

m-channel

Depletion
region
diffuse
n-channel.

0

Pritype

.

Substrate terminal

3. ways to operate:

DMOSFET

1.

45

148=0

Vas?

(ID,)

VDS → + V →→

To

flow

s.

was Vos tes ID tes, at certain point ring

Vos ID doesn't change

J-e Ip becomes constant.

b

The reverse

biaring depletion

region becomes

wider and wider, and channel becomes Thinner

위의)

21) V1p = -ve

you (54457")

دفتر

Vas

In this case. The -ve dermind at the gate
foushes & towards

the substrate

p

where the e recombines & the holes, which

results in Thinner diffuse channel s'e Io
des.

=> vas

--ve => Ip ties.

i Vas - +ve

(PFF9)

(320)

In this case.

The

the dermind at gate
attracts the e

resulting in
thicker

Vys = +ve = ID

Conclusio

n-

Aes

diff

use

channel.

Eg" for
transconductance;

for $V_{as} >$

V_{as}

(s/p.

$$I_D = X (145$$

$$\sqrt{45 (84))^2}$$

current.)

$K =$

$$I_D (\text{ou}) (V_{1s} - (x))^2.$$

I_D

here
3

Nus

* Drain characteristics:

The drain characteristics is the graph of drain current (I_D) and drain - Source voltage

(VDS).

from the

that most

group

h,

it can be seen

of the part of

the

fa

curve is horizontal,

showing

constant drain current. Hence

in this part

of

curve the

EMOSFET behaves as a

constant

Current Source.

Q. The data sheet

for

an

Jo

-V_{Is} = +154

Y_{us} = +10V

V_{os}

E-MOSFET gives $I_{D(sat)} = 500\text{mA}$ at $V_{GS} = 10\text{V}$ and $V_{DS(th)} = 1\text{V}$. Determine the drain current for $V_{GS} = 5\text{V}$.

here $V_{GS(on)} = 10\text{V}$

$$I_D = K (V_{GS} - V_{GS(on)})^2$$

$I_{D(sat)}$

$$= \frac{26.17\text{mA/V}}{2}$$

$$= \frac{(V_{GS(on)} - V_{GS(on)})^2}{(10-11)^2}$$

$$k = \frac{I_D}{(V_{GS} - V_{GS(on)})^2}$$

put values in Eqn

$$I_D = 6.17$$

$$(5\text{V} - 1\text{V})^2$$

$$I_D = 98.7\text{mA}$$

MOSFET as a

Switching

MOSFET

characteristics:

t

[

transfer charr.

is Drain characterskes. (I_D
VS V_{DS})

I_D (mA)

Drain charac.

203

101

for

$V_{GS} = +ve$

448=0

$V_{DS} = -ve$

Y

P

Pinch off
voltage.

$I_{D3} > I_D$,
 >102

103 (1)

It is the minimum drain-source voltage at which the
drain current becomes constant.

di) **Trompfer**

characteristics . (ID Vs
Vas).

$$10 \sqrt{45} = 0 \text{ ID} = \text{IDSS}$$

we find the value
of

In when gate and
Source

terminal are shorted. i.e $V_{ac}=0$

i V_{as} -ve,
when V_{as} is -ve
Zero

ii V_{as} Ave

ID(MA
)

Depletion
(10
<IDSS)

Jos
s

Enhancement
(507
Joss)

das

Nas
(16)

Yas

(v)

In des below the value of loss till T_{0} reaches
 $N_{as} - V_{as} \text{ (off)}$.

when V_{as} is the, I_{s} tes above the value of
foss.

Drain Current: T_{0}
contortance

outf
ent
curat

$$I_D = I_{DSs} / 2 - \underline{V_{as}}$$

V_{as}
(obb

>
2

Control variable (input
voltage)

→ Shockley's

Eq.

7

Consta
nt

MOSFET as a

Switch is. as ar

Dram

characteristics of

E. MOSFET; (I_D vs V_{DS})

for a given V_{GS}

→ **Cut-off Region** ($V_{GS} < V_{th}$)

In This

region

n



Saturation region
(Active region)

The MOSFET

Switch
h
ON

Yosk ueste $V_{GS} > V_{th}$
 $V_{GS} - V_{th}$

+5V

+10V

cut-

Base V_{GS} (off state)

Switch OFF

VDS 7

is in off state, as there is
no induced channel of width d_{ram} &
Source

→ In both Linear and Saturation region, the
MOSFET is " ON state.

difference is that in

Linear and I_D is proportional to the
channel

length
of the

→ In Saturation

→
 I_D

region
n

DS

region

:

The channel is continuous

as $V_{Ds} > V_{as} - V_{th}$ the channel pinch off.

in a constant Drain current set.

broadens of
resulting in a

To understand the
operation of
MOS
FET

as a Switch, we

Consider The
Simple circuit

as Fig.

1.

Q_u

V_{in}

o

> In order to operate &
MOSFET

as a Switch it must be
operated in cut-off and

linear region.

Rin

- Assume the device is initially OFF.

is $v_{as} > V_{th}$ (Switch ON).

Fig.
1.

No.

Lamp.

• Yout

As v_{as} is made positive, the MOSFET enters in the linear region and The Switch is ON. This makes the light to turn

ON .

- ii) $V_{as} < V_{on}$ (or ~ 0) . (Switch off):
of the input v_{as} in 0 or $< V_{ah}$

The MOSFET enters in
cut-off

state and turn off. This in turn will make the light to
turn off .

of
MOSFET
!

من

VDD
ins
RD

mall Signal operating model

purpo
se of

To
main

to find the

No
Hage

.

Small

signal

ac Current and ac

So Let us consider a circuit

which

consist

O

f

both ac and

do source.

Nus

Voltages:
(3-Types)

Ig

s

→ ac

voltage

$V_{us} \rightarrow$ DC

voltage

vas

↑

V

gs

Total
voltage

+ V_{as}

Similarly

Current:-

id ac current To do
current

is total current

$$10 = \sqrt{1+3}$$

0

2

Jus

(im

Saturation

region)

is current id:

Now:

K_n

Constant

$$I_{D0} = + k_n \frac{W}{L} (V_{GS} - V_{th})^2$$

2

L

threshold
voltage

$\frac{dI}{dV}$

3

↳ transistor aspect ratio
je width-

length
h

je.

So,

total

Current

threshold Voltage

$$I_D = + k_n \frac{W}{L} ((V_{GS} - V_{th})^2)$$

$$+ V_{as}) - V_1)^2$$

$$2 k_n W ((V_1 - V_{gs}) - V_{+})^2 =$$

$$(a+b-c)^2 = a^2 + b^2 + c^2 + 2ab - 2bc - 2ca$$

um

considering
The ac

$$+ 2 \sqrt{45} V_{gs} - 2 V_{gs} V_t - 2 V_1 V_{1s}]$$

compo
nent,

$$i_d = + k_n W. [2$$

$$V_{as}: V_{ga} - 2 \cdot g \cdot x^4]$$

$$i_d = \sqrt{K_n W} [2 N_{gs} (V_{1s} - V_2)]$$


$$i_d = k_n W \times [V_{go} (V_{1s} - V_2)]$$

ac Current

i'm a Small

Signal of
MOSFET

Trans
conductance:
(gm)



m)

I

m

Ld

.

v

50/ar

go

心

心

for small signal $i = k n 1.$

$[V_{gs} (V_{1s} - V_t)]$

$J_m = K_m 1. [$

$N_{as} - V_t] |$

vo Hage

gam: (A_v)

voltage gam: output

voltage

$A_v =$

$V_{ars}.$

$$I_{g_s}$$

$$A_y = i_d \cdot R_D$$

$$V_{g_s}$$

$$A_v = g_m \cdot R_o$$

↑
voltage
gain

Input
voltage

Small Signal

Equivalent Model so

id

s

id

MOSFE
T

4

5

× 208

9

Og

s

s

gm

vgs

gri

Vgs

ro

id=gm:

Vgs

valig

s

gm

=

Av = gm.

RUD

No.

V_o

i_d

without internal
Resistance r_o

$$A_v = g_m r_o$$

$$(R_{\text{load}} \parallel Y_1)$$

with internal
resistance r_o

Procedure for Small Signal Model is

i) Consider 3 terminals G.D.S.

ii) There is no Connection of G and S
and there is no

Current (impot) flowing b/w
Gate and Source.

iii) But there is a current flow b/w D and
Source terminals.

- that is the constant current, why : i_D in the
saturation region

current is constant, so we can

Small signal current

Source

Imgs

represent it with
constant

u're

id.

I ac.current.

Vo

ET Amplifier
Configuration

:

↳ is Common

Source

ii) Common

Gate

1) Common

drain

Conce

pts

R
D

4444

Configu
ration |

CS

i/

p


M

GND

gmerel 4- 4/p. D/P.

J

D



Step

s:

Amplifier circuit is converted to
Small Signal

i) Get expression
from R_{in} , R_o .

iii) Get g_m , A_v .

V_{is} V_o .

model


190SFET Amplifier

Configuration : s.

Without Rs.

16 Common Source
Configuration - I, with
Re

→with Rs .



M

Iesi

g

Input

resistance :

(Rim)

$\sqrt{R_m} =$

$R_{oig} = \infty C$

$R_{12} V = V = \infty$
i

Output resistance

(Rrout) :

$R_{out} = r_{oll}$

RD

$N \gg R_D$

$R_{out} = r_o R_D.$

$R_{out} =$

RD

$N_o + R_D$

$r_o R_o -$

801

Jur) voltage

Gain (A_v):

$A_v = \underline{\text{No.}}$

$$A_v = \frac{V_o}{V_i} = -g_m (R_D \parallel 1180) .$$

$$= \frac{V_{gs} - g_m (R_D \parallel 1180)}{V_i}$$

$\frac{V_o}{V_i}$

(4) as
exput

Any Configuration

with gate (4) as

have $R_m = 00!!$ is current
is Low.

$((R11r.)] ("$
 $+ x/\sim gn)$

Over all gan :-

(4x)

G1 = No.

=

Vis

ig

Vi

-g
m)

-ia
(Rollru).

V
gs

UD

-Julholly..


;

[Gr= - gm
(Rollro)

mmmm

Yo

Source Configuration : (with R_g)



Input resistance:

(R_{in})

$$R_{in} =$$

$$R_{oig} =$$

$$= \infty$$

Output

resistance: (R_o):

$$R_o = R_D$$

Output

Voltage gain

$$A_y =$$

$$\underline{V_o}.$$

$$v_i A_v = -i_d$$

$$R_D$$

$$(A_r):$$

to get V_{input}

consider

the input

part: as

$$N_{gs} =$$

$$1/g_m \cdot v;$$

$$\frac{v_o}{v_i}$$

$$R_{oY}$$

$$G$$

$$R_D \cdot Y_O$$

$$V_{in} \cdot V_{sig}$$

input
side:

V_i

$V_{gs} = 3$
 $1/g_m$

R_s

R_S

$$f = \frac{g_m}{2\pi(R_s + r_{\pi})}$$

we have used voltage divider formula, which states that resistance in that branch divided Source voltage.

$$V_{gs} = \frac{R_2}{R_1 + R_2} V_{DD}$$

V_i

$V_i N_{gs} (I_t$
 $g_m R_x) .$

b

y

the **sum of the** resistance
multiplied with

$A_v = -i_d .$

$R_D .$

$Y_{gs} (I_t$
 $g_m R_s) .$

$A_v = -g_m$

$R_D .$

$(1 + g$
 $m R_s)$

& Common
drain

(as
d-gm)

V

g_s

Configuration : 2

In Common drain Configuration the drain terminal is common between input and output. So Drain terminal connected to ground and Gate as input.

Source and

*If there is a resistance connected to source terminal, then hybrid T-model is considered for the MOSFET

Vivere

p

w

Input resistance :

R_i

0

$$| R_m = R_{sip} = \alpha$$

$$i_g = 0$$

all outful resistance:

R_o .

$$R_o =$$

$$[R_2$$

$$=$$

$$R_o =$$

$$1/$$

$$g$$

$$m$$

$$11 R_s$$

$$\bullet R_{es}$$

$$>>>$$

$$//g_m$$

$$(R_o =$$

$$(R_2 =$$

$$g_m R_s.$$

$$Y$$

$$g_m$$

$$Y_{in} = g_m + \frac{1}{R_s}$$

Ni

19
m

R
s

g_m

R_s

($V_m = 0$)

Conclusion /

Remarks:

+ The CS amplifiers has
infinite input impedance
and a

moderately high output resistance,
and a high voltage gain

an ideal amplifier,
but

Reducing R_o reduces the
output resistances of
unfortunately, the voltage
gain is **also** reduced

design

Alternate
resistance.

A GS

can be **employed** to
reduce the output

an amplifier suffers from poor high
frequency performance. as most
transistor amplifiers do.

Stage gain

$(A_V) :$

Corridor
the output for

usi
ng

The
voltage

divider

formu
la

No =

Rs.

R2+

E

Av

Rs.

Rs/gm

Vi

Xé (an
Airs V.)

• Ay = Rs.
R&+

Total / overall
gam:

$$G_u = \frac{V_0}{R_s}$$

$$G_v = \frac{R_s}{R_s + 1}$$

$$G_y =$$

$$\frac{R}{1}$$

$$\frac{Y_g}{m}$$