

# → Metal oxide Semiconductor field effect transistor MOSFET Circuit:

⑥


### Limitation of BJT:

1. It has low input impedance because of forward biased emitter-base junction.
2. It has considerable noise level.

### BJT

- Current-controlled device  
i.e.  $I_B$  controls the output current  $I_C$
- Three terminal  
collector, Base, Emitter

→ Current conduction is due to both  $e^-$  and holes. So bipolar transistor.




### FET

- It is a three-terminal, voltage-controlled Semi-conductor device in which current conduction is due to the flow of only one of the two kinds of charge carriers i.e. electron or holes.  
i.e.  $V_{GS}$  controls the output current  $I_D$ .

- Three terminal  
Drain (D)  
Source (S)  
gate (G)

→ FET can perform better amplification and Switching operation.


→ Current conduction is due to only one of the two type charge carriers.  $e^-$  or hole. So FET is called Unipolar transistor.



- The operation of the device depends on electric field intensity in the channel
- High  $\Omega/p$  resistance
- Power dissipation is small
- Majority carrier device
- No minority carriers.
- No leakage current and  $\therefore$  temperature effect on the device is very less and  $\therefore$  excellent thermal stability.
- FET is small in size and easy to fabricate.

#### Disadvantage:

- Smaller ~~the~~ gain
- Smaller gain bandwidth product.



#### Regions of FET:-

**Source:** It is the source of majority carrier. i.e. It is the terminal by which majority carrier will be entering into device.


**Drain:** It drains the majority carrier. It is the terminal by which majority carrier will be leaving the device.

**Gate:** It is the terminal which controls majority carriers moving from source to drain.


**Channel:** It is the region b/w two gates.



# 



Symbol.




n-channel MOSFET

## 

Take p-type substrate and diffuse two n-type semiconductor as in fig.


→ Construction



$$V_{GS} + I_D$$

to generate current  $I_D$

work as an insulator (no charge passes through, no current flow)



E-F (+ to -ve)

→ how  $I_D$  is created?  
→ Current flows from Drain to Source:

$$V_{GS} \rightarrow +ve$$

→ Depletion region


n → +ve (high potential)  
p → low potential

So depletion region res. means charges can't flow from Drain to Source.

•  $V_{GS} \rightarrow$  no current ( $I_D = 0$ )

\*  $V_{GS} = 0$ , no channel connecting Source + Drain i.e.  $I_D = 0$  (EMOSFET generally OFF)

i.e. Application of a battery b/w Drain and Source no current flows. So next is to attach a battery b/w gate + source.



Capacitor




Collects charge of + dielectric in place → restrict flow of charge (insulator)

→ characteristics → transfer charact. → Drain charact.

→ Induced n-channel

→ Transfer characteristics

It is the plot b/w drain current and gate-source voltage.




If  $V_{GS} < V_{th}$ , there is no induced channel and  $I_D = 0$ .

•  $V_{GS} = V_{th}$   
EMOSFET → ON and induced channel


•  $V_{GS} > V_{th}$   
width of induced channel increases hence  $I_D$  res.

# n-channel Depletion MOSFET:

Symbol:



Construction/working:



3 ways to operate Depletion MOSFET

i)  $V_{GS} = 0$  ( $I_{D1}$ )

$V_{DS} \rightarrow +V \rightarrow I_D$  flows.

as  $V_{DS}$   $\uparrow$   $I_D$   $\uparrow$ , at certain point  $\uparrow$ ing  $V_{DS}$   $I_D$  doesn't change i.e.  $I_D$  becomes constant.

∴ of the reverse biasing depletion region becomes wider and wider and channel becomes thinner.

ii)  $V_{GS} = -ve$  ( $I_{D2}$ ) ( $\frac{S}{1+|K|} I_{D1}$ )

In this case, the -ve terminal at the gate pushes  $e^-$  towards the substrate p, where the  $e^-$  recombines with the holes, which results in thinner diffuse channel i.e.  $I_D$   $\downarrow$ .

$\Rightarrow V_{GS} \rightarrow -ve \Rightarrow I_D$   $\downarrow$ .

iii)  $V_{GS} = +ve$  ( $\frac{S}{1+|K|} I_{D1}$ ) ( $I_{D3}$ )

In this case, the +ve terminal at gate attracts the  $e^-$ , resulting in thicker diffuse channel.

$V_{GS} = +ve \Rightarrow I_D$   $\uparrow$

Conclusion:-  $\Rightarrow I_{D3} > I_{D1} > I_{D2}$




Eq<sup>n</sup> for transconductance:

for  $V_{GS} > V_{GS(th)}$   $\rightarrow$  o/p. (current)

$$I_D = K (V_{GS} - V_{GS(th)})^2$$


$$K = \frac{I_{D(on)}}{(V_{GS(on)} - V_{GS(th)})^2}$$



### \* Drain characteristics:

The drain characteristics is the graph b/w drain current ( $I_D$ ) and drain-source voltage ( $V_{DS}$ ).

From the graph, it can be seen that most of the part of the curve is horizontal, showing constant drain current. Hence in this part of curve the E-MOSFET behaves as a constant current source.



Q. The data sheet for an E-MOSFET gives  $I_{D(on)} = 500 \text{ mA}$  at  $V_{GS} = 10 \text{ V}$  and  $V_{GS(th)} = 1 \text{ V}$ . Determine the drain current for  $V_{GS} = 5 \text{ V}$ .

here  $V_{GS(on)} = 10 \text{ V}$

$$I_D = K (V_{GS} - V_{GS(th)})^2 \rightarrow \textcircled{1}$$

$$K = \frac{I_{D(on)}}{(V_{GS(on)} - V_{GS(th)})^2} = \frac{500 \text{ mA}}{(10 \text{ V} - 1 \text{ V})^2} = 6.17 \text{ mA/V}^2$$


put values in Eq<sup>n</sup> ①

$$I_D = 6.17 (5 \text{ V} - 1 \text{ V})^2$$

$$I_D = 98.7 \text{ mA}$$

MOSFET as a Switch:-  
MOSFET characteristics:  $\left\{ \begin{array}{l} \text{Transfer char.} \\ \text{Drain charac.} \end{array} \right.$

i) Drain characteristics: ( $I_D$  vs  $V_{DS}$ )




Pinch off voltage.

It is the minimum drain-source voltage at which the drain current becomes constant.

ii) Transfer characteristics: ( $I_D$  vs  $V_{GS}$ ).

i)  $V_{GS} = 0$  ,  $I_D = I_{DSS}$

i.e.  $I_{DSS}$  is the value of  $I_D$  when gate and source terminal are shorted i.e.  $V_{GS} = 0$



ii)  $V_{GS} \rightarrow -ve$ ,  
 when  $V_{GS}$  is  $-ve$ ,  $I_D$  goes below the value of  $I_{DSS}$  till  $I_D$  reaches zero i.e.  $V_{GS} = V_{GS(off)}$ .

iii)  $V_{GS} \rightarrow +ve$

when  $V_{GS}$  is  $+ve$ ,  $I_D$  goes above the value of  $I_{DSS}$ .

Drain Current:  
Shockley's Eq<sup>n</sup>:

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{GS(off)}} \right)^2$$


Control variable (input voltage)  $\rightarrow$  Shockley's Eq<sup>n</sup>.

output current  $\leftarrow$  constant



## MOSFET as a Switch is.

Drain characteristics of  
E-MOSFET: ( $I_D$  vs  $V_{DS}$ )  
for a given  $V_{GS}$



→ Cut-off Region ( $V_{GS} < V_{th}$ )

In this region, the MOSFET is in OFF state, as there is no induced channel b/w drain & source


→ In both Linear and Saturation region, the MOSFET is in ON state. Difference is that in linear region, the channel is continuous and  $I_D \propto$  to the resistance of the channel.

→ In Saturation region, as  $V_{DS} > V_{GS} - V_{th}$ , the channel pinches off, i.e. broadens resulting in a constant drain current  $I_{D0}$ .

To understand the operation of a

MOSFET as a Switch, we consider the simple circuit as Fig. 1.

→ In order to operate a MOSFET as a switch, it must be operated in Cut-off and linear region.



• Assume the device is initially OFF.

i)  $V_{GS} > V_{th}$  (Switch ON).

$V_{GS}$  is made positive, the MOSFET enters in the linear region and the switch is ON. This makes the light to turn ON.


ii)  $V_{GS} < V_{th}$  (or = 0) (Switch OFF):

If the input  $V_{GS}$  is 0 or  $< V_{th}$ , the MOSFET enters in cut-off state and turns OFF. This in turn will make the light to turn OFF.

## Small Signal operating model of MOSFET:

The main purpose of small signal is to find the ac current and ac voltage.

So let us consider a circuit which consists of both ac and dc source.



Voltages: (3-types)

$v_{gs} \rightarrow$  ac voltage

$V_{GS} \rightarrow$  DC voltage

$$V_{GS} \rightarrow V_{gs} + V_{GS} \rightarrow (1)$$

↑  
Total voltage

Similarly Current:-

$i_d \rightarrow$  ac current

$I_D \rightarrow$  dc current

$i_D \rightarrow$  total current

$$i_D = i_d + I_D \rightarrow (2)$$

is current  $i_d$ :

Now:

$$I_D = \frac{1}{2} k_n \frac{W}{L} (V_{GS} - V_t)^2 \rightarrow (3)$$

↗ Constant

↗ threshold voltage

i.e. (in saturation region)

↘ Transistor aspect ratio i.e. width-length

So,

$$i_D = \frac{1}{2} k_n \frac{W}{L} (V_{GS} - V_t)^2$$

↑  
total current

$$= \frac{1}{2} k_n \frac{W}{L} ((V_{gs} + V_{GS}) - V_t)^2 \quad \text{or} \quad \frac{1}{2} k_n \frac{W}{L} (V_{GS} + V_{gs} - V_t)^2 \rightarrow (4)$$

$$(a+b-c)^2 = a^2 + b^2 + c^2 + 2ab - 2bc - 2ca$$



$$i_D = \frac{1}{2} k_n \frac{W}{L} \left[ V_{GS}^2 + V_t^2 + 2V_{GS} \cdot V_t - 2V_t V_{GS} - 2V_t V_{GS} \right]$$

considering the ac component,

$$i_d = \frac{1}{2} k_n \frac{W}{L} \left[ 2V_{GS} \cdot v_{gs} - 2V_t v_t \right]$$

$$i_d = \frac{1}{2} k_n \frac{W}{L} \left[ 2v_{gs} (V_{GS} - V_t) \right]$$

$$\boxed{i_d = k_n \frac{W}{L} [v_{gs} (V_{GS} - V_t)]}$$

ac Current

in a Small signal of MOSFET

\* Trans conductance: ( $g_m$ )

$$\text{Trans} \rightarrow \frac{o/p}{i/p}$$

conductance  $\rightarrow$  current/voltage.


So

$$\text{trans conductance} = \frac{i_d}{v_{gs}} \quad (g_m)$$

$$\therefore \boxed{g_m = \frac{i_d}{v_{gs}}}$$


for small signal  $i_d = k_n \frac{W}{L} [v_{gs} (V_{GS} - V_t)]$

$$\therefore \boxed{g_m = k_n \frac{W}{L} [V_{GS} - V_t]}$$



## voltage gain: ( $A_v$ )

voltage gain =  $\frac{\text{output voltage}}{\text{input voltage}}$



$$A_v = \frac{V_{ds}}{V_{gs}}$$



$$A_v = \frac{i_d \cdot R_D}{V_{gs}}$$

$$A_v = g_m \cdot R_D$$

↑  
voltage gain

## Small Signal Equivalent Model is:

MOSFET




$$i_d = g_m \cdot V_{gs}$$

$$g_m = \frac{i_d}{V_{gs}}$$

$$A_v = g_m \cdot R_D$$

Without internal  
Resistance  $r_o$



$$r_o = \frac{V_{ds}}{i_d}$$



$$A_v = g_m \cdot (R_D || r_o)$$

With internal  
resistance  
 $r_o$



## Procedure for Small Signal Model:

- i) Consider 3 terminals G, D, S.
- ii) There is no connection b/w Gate and Source and there is no current (input) flowing b/w Gate and Source.
- iii) But there is a current flow b/w Drain and Source terminals.  
That is the constant current, why? In the saturation region current is constant, so we can represent it with constant small signal current source  $g_m v_{gs}$  i.e.  $i_d$ .  
→ ac. current.



## ET Amplifier Configuration:




- i) Common Source
- ii) Common Gate
- iii) Common drain

### Concepts:

Configuration	G	S	D
CS	i/p	GND	o/p
CG	GND	i/p	o/p
CD	i/p	o/p	GND

In general

G  $\rightarrow$  i/p.  
D  $\rightarrow$  o/p.



### Steps:

- i) Amplifier circuit is converted to Small Signal model.
- ii) Get expression from  $R_{in}$ ,  $R_o$ .
- iii) Get gain,  $A_v$ ,  $V_i$ ,  $V_o$ .




# MOSFET Amplifier Configurations:


(8)

①

1) Common Source Configuration:- → Without  $R_s$   
→ With  $R_s$



is Small Signal model:



ii. Input resistance ( $R_{in}$ )

$$R_{in} = R_{sig} = \infty$$

$$\because R = \frac{V}{I} = \frac{V}{0} = \infty$$

Any configuration with gate (G) as input have  $R_{in} = \infty$ ,  $\because$   $i_g$  current is zero.

iii. Output resistance ( $R_{out}$ ):

$$R_{out} = r_o \parallel R_D$$

$$r_o \gg R_D$$

$$R_{out} = \frac{r_o R_D}{r_o + R_D}$$

$$= \frac{r_o R_D}{r_o}$$

$$R_{out} = R_D$$

iv. voltage gain ( $A_v$ ):

$$A_v = \frac{V_o}{V_i}$$

$$= \frac{-i_d (R_D \parallel r_o)}{V_{gs}}$$



$$A_v = -g_m (R_D \parallel r_o) \quad (\because i_d / V_{gs} = g_m)$$

Overall gain :- ( $G_v$ )

$$G_v = \frac{V_o}{V_{sig}} = \frac{V_o}{V_{in}} = \frac{-i_d (R_D \parallel r_o)}{V_{gs}} = -g_m (R_D \parallel r_o)$$

$$G_v = -g_m (R_D \parallel r_o)$$

## Common Source Configuration: (with $R_S$ )



ii) Input resistance: ( $R_{in}$ )

$$R_{in} = R_{sig} = \infty$$

iii) output resistance: ( $R_o$ )

$$R_o = R_D$$

iv) Voltage gain ( $A_v$ ):

$$A_v = \frac{V_o}{V_i}$$

$$A_v = -i_d R_D$$

To get  $V_{input}$  consider the input part as

$$V_{gs} = \frac{1/g_m}{1/g_m + R_S} \cdot V_i$$


↓

We have used voltage divider formula, which states that resistance in that branch divided by the sum of the resistance multiplied with source voltage.

$$V_{gs} = \frac{1}{1 + g_m R_S} \cdot V_i$$

$$V_i = V_{gs} (1 + g_m R_S)$$

input side:






$$A_v = \frac{-i_d \cdot R_D}{V_{gs}(1 + g_m R_s)}$$

$$A_v = \frac{-g_m R_D}{(1 + g_m R_s)} \quad \left( \text{as } \frac{i_d}{V_{gs}} = g_m \right)$$

## ② Common drain Configuration is

In Common drain Configuration the drain terminal is common between input and output. So Drain terminal connected to ground. Source as output and Gate as input.

\* If there is a resistance connected to source terminal, then hybrid T-model is considered for the MOSFET.



ii) Input resistance:  $R_{in}$



$$R_{in} = R_{sig} = \infty \quad i_g = 0$$

iii) output resistance:  $R_o$

$$R_o = \frac{1}{g_m} \parallel R_s$$


$$\because R_s \gg \frac{1}{g_m}$$

$$R_o \approx \frac{1}{g_m} \quad \left( R_o = \frac{\frac{1}{g_m} \cdot R_s}{\frac{1}{g_m} + R_s} \right)$$



### Conclusion / Remarks:

- The CS amplifiers has infinite input impedance and a moderately high output resistance, and a high voltage gain.
- Reducing  $R_D$  reduces the output resistance of a CS amplifier, but unfortunately, the voltage gain is also reduced. Alternate design can be employed to reduce the output resistance.
- A CS amplifier suffers from poor high frequency performances as most transistor amplifiers do.






### Voltage gain ( $A_v$ ):

Considering the output port.

using the voltage divider formula



$$V_o = \frac{R_s}{R_s + 1/g_m} \cdot V_i$$

$$A_v = \frac{R_s}{R_s + 1/g_m} \cdot V_i \quad \left( \text{as } A_v = \frac{V_o}{V_m} \right)$$

$$\therefore A_v = \frac{R_s}{R_s + 1/g_m}$$

Total/overall gain:  $G_v$ .

$$G_v = \frac{V_o}{V_i}$$

$$G_v = \frac{R_s}{R_s + 1/g_m}$$