Project: OUROBOROS	s (snoke exting our tail)
- python makes it easy to see byte code	
-use dis (for d	
- def foo(n): return 42	may think: if I see Foo, just replace w/ 42
	But Can't!
	it's a very dynamic language
The the two eve	ch: try to write compiler optimizations ry one, but to find some would
destroying ever	ything
-other dynamics:	can change operators (con't change
what + does, -	dues, etc)
	operator overloading
-IR=100 level repr	esentation (usually looks like control
2. 1	
-may count to 2 hybrid	so Src > AST > IR, but actually want
- widely used IR	: Static single assignment (SSA)
Hintroduce	new variables (x => x-pr:nu)
Ly tor	ntially ning imperative long into Functional
& nodes	i too
- .	: too complicated to explain
	Src-to-src compiler
python code	Something code
- Visitar pattern:	
ast-Function Def (
- have a class, by a	efault does not the hodes that's special, visitor visits it
- we have to use to	process ASTs (or cold write Function ree)
	visitors just to get Feel For code customed to this way of programing)
	ing but lots of gotomas!

F test

last time talked about CISR VRISC, etc; terms used in literature: -superscalar architectures: multipe execution units - super pipeling: multiple ins in eac execution; feton, decod, execute EDIN Bod asynchronous Sunt pipelie as Full - Assolut Floch in as possible or get bubbles certain range of another emptying pipeline = Floshing Float in another range (substantial error) -error baled into chip! -there are known errors in processors all the time, but not this bold - led to recell of intel process a -led to verification 32 bits/3d bits > need 2 64 tests sidenote: (16:+116:+ = 4 tests) earth will be swallowed 64/64 > reed 2128 tests by son allhh exhaustre testing doesn't work for large state space - Farmal verification (prove u/ mosth) -some dudes PhD dissertation -model checking: inbtween Formed ver + exh testing - automatic testing up to size n -collepses a bonch of "idutical" states - Standard approach "I testing can only reveal the presence of bugs but not their absence" - justify found verification -but not exactly true - What does Tic Tok &o? What is Formal Spec? hard to specify things so formal verification is hard - what does it mean to be correct? - currect w/ respect to its specs - is the spec correct? - 13 tu mta spec correct? : De -asort: -reeds to terminate -if multiset input - output sequence

1 3 voice a 107 0,

J:13 ... [=3 : 00+00+[:] = 00+00+(5] is track to prom 100x 211 to i, < n $0 \leq v$ left, it would 7=:1 what of strongs? what Berger's Opinion: loes = nean? what is why not high level PL? empty string? lover u, upper? -enroch ul: spec becomes long - post/pre conditions once spec is long, it's - invariants an "idutical prog" that's No arede. Nototh! hard to read specs cold be wrong The Spec Problem (spec not useful not "clearly" correct) total correctness: prog = spec The Oracle Problem, pertial correctness: prog properties (where's the truth) are subset of spec (ex: prog never % by () Intel + HP org name: VLZW word word explicitly parallel instruction computing (FPIC) **ULZU**: ADD [ADD ADD MULT SUB] $\mathcal{Q}\mathcal{Q}\mathcal{A}$ MULT 三の主(Fifell ind, can run in pevallel 20B only make \$ 75 dunk of know can run in parallal shift to the compiler the responsibility of ident: Fying parallelsom 1 problem? can't be done (car 18 lane ex ulided conditions) plan. new chip Staniom using EPIC nickname: Itanic unbelievable failure elsewhere failure -totally 23 inst set (megar campetibility problems) -in C, this is impossible -problem: aliesing (blc & ptrs) and a can point to some object combinatorial / state space explosion