
Member 04 controller: cold miss then hit (tb_cache_controller T2-T3, LATENCY = 4)
Cold miss 0x00000004: mem_req -> wait -> mem_ready + refill -> resp (resp_hit=0)
Repeat: hit, no mem_req
clk
req_valid
req_ready
state
IDLE
LOOKUP
MEM_WAIT
RESPOND
IDLE
LOOKUP
RESPOND
mem_req
mem_addr
0
mem_ready
refill_write_en
resp_valid
resp_hit
resp_data
0
A1
30
50
70
90
110
130
150
simulation time (ns), 10 ns clock