
Processor
request / response
Address decoder
22 / 6 / 4 bits
Cache controller
one outstanding read
Lookup + selectors
tag/valid and byte lanes
Cache storage
64 data/tag/valid entries
Memory model
16-byte block handshake