Amrita Vishwa Vidyapeetham Amrita School of Computing, Bangalore Department of Computer Science and Engineering 19CSE211 Computer Organization and Architecture Lab Handout - 6 Arithmetic Logic Unit

Exercise Problems

1. Write a verilog code to implement positive edge triggered write operation in a register file with 16 4 bit registers.

```
module write reg(clk,
                                     module write reg tb;
write enable, rst, rw, busw, q);
                                     reg [3:0] rw;
input clk, write enable, rst;
                                     reg clk, write enable, rst;
input [3:0] rw;
                                     reg [3:0] busw;
input [3:0] busw;
                                     wire [3:0] q;
output [3:0] q;
                                     write_reg t1(clk,
reg [3:0] register file [15:0];
                                     write enable, rst, rw,
integer i;
                                     busw, q);
always @ (posedge clk)
                                     always #5 clk = ~clk;
begin
                                     initial
     if(rst==1)
                                     begin
     begin
                                           clk = 1'b0;
          for (i = 0; i < 16; i =
                                     write enable = 1'b0; rst =
i + 1)
                                     1'b1;
                                           $monitor("Time=%f,
          begin
               register file[i] =
                                     clk=%b, rst =%b,
4 b0000;
                                     write enable=%b rw=%4b
                                     busw=%4b q=%4b", $time,
          end
                                     clk, rst, write_enable, rw,
     end
     if(write enable==1)
                                     busw, q);
     begin
                                           #10 rst = 1'b0; rw =
                                     0; write enable=1'b1;
          register file[rw] =
                                     busw=4'b1111;
busw;
                                           #10 rst = 1'b0; rw =
     end
end
                                     4; write enable=1'b1;
assign q=register file[rw];
                                     busw=4 'b1010;
endmodule
                                           #40 $finish;
                                     end
                                     endmodule
```

2. Write a verilog code to implement negative edge triggered read operation in a register file with 16 4 bit registers.

```
module read reg(clk, rst, ra, rb,
                                     module read reg tb;
busa, busb);
                                     reg [3:0] ra, rb;
input clk, rst;
                                     reg clk, rst;
input [3:0] ra, rb;
                                     wire [3:0] busa, busb;
output reg [3:0] busa, busb;
reg [3:0] register file [15:0];
                                     read reg t1(clk, rst, ra,
integer i;
                                     rb, busa, busb);
always @ (posedge clk)
begin
                                     always #5 clk = ~clk;
     if(rst==1)
     begin
                                     initial
          for (i = 0; i < 16; i =
                                     begin
i + 1)
                                          clk = 1'b0; rst =
          begin
                                     1'b1;
               register file[i] =
                                          $monitor("Time=%f,
                                     clk=%b, rst =%b, ra=%4b,
4 b0000;
                                     rb=%4b busa=%4b, busb=%4b",
          end
     end
                                     $time, clk, rst, ra, rb,
                                     busa, busb);
end
                                          #10 rst = 1'b0; ra =
always @ (negedge clk)
begin
                                     0; rb=1;
                                          #20 $finish;
     busa = register file[ra];
     busb = register file[rb];
                                     end
end
                                     endmodule
endmodule
```

Assignment

1. Write a verilog code to implement MIPS register file of 16 4bit register with transparent register operations.