
Amrita Vishwa Vidyapeetham Amrita School of Computing, Bangalore Department of Computer Science and Engineering 19CSE211 Computer Organization and Architecture Lab Handout - 5

Sequential Circuits Counters and Shift Registers

Exercise Problems


1. Write a verilog code to implement 3 bit asynchronous counter using T flip-flop



```
module tff(T, clk, Q, reset);
                                       module a_counter_3_tb;
input T, clk, reset;
                                       reg [2:0] T;
output Q;
                                       reg clk, reset;
reg Q;
                                       wire [2:0] Q;
always @(posedge clk)
                                       a_counter_3 i1(T, Q, clk, reset);
begin
     if (reset)
                                       always #5 clk = ~clk;
          Q = 0;
                                       initial
     else begin
          if(T)
                                       begin
                                             T = 3'b000; reset = 1; clk = 1'b0;
                                             $monitor("Time=%f, T=%3b, clk=%b, Q=%3b",
          else
                Q = Q;
                                       $time, T, clk, Q);
                                             #10 reset =0;
     end
                                             #10 T=3'b111;
end
                                             #80 $finish;
endmodule
                                       end
module a_counter_3(T, Q, clk,
                                       endmodule
reset);
input [2:0] T;
input clk, reset;
output [2:0] Q;
tff i1(T[0], clk, Q[0], reset);
tff i2(T[1], \sim Q[0], Q[1], reset);
tff i3(T[2], ~Q[1], Q[2], reset);
endmodule
```


2. Write a verilog code to implement 3-bit Johnson counter

QA	QB	Qc	QD
Q _A	0	0	0
1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
repeat			



```
module dff(D, clk, Q, reset);
                                  module johnson_counter_tb;
input D, clk, reset;
                                  reg reset, clk;
output Q;
                                  wire [3:0] Q;
reg Q;
                                  johnson counter i(reset, clk, Q);
always @(posedge clk)
if (reset) begin
                                  always #5 clk = ~clk;
    Q = 0;
                                  initial
end
else begin
                                  begin
    Q = D;
                                       clk=1'b0; reset=1'b1;
end
                                       $monitor("Time:%f, clk=%b,
                                  Q=%4b", $time, clk, Q);
endmodule
                                       #10 \text{ reset} = 1'b0;
                                       #100 $finish;
module johnson counter(reset,
                                  end
clk, Q);
                                  endmodule
input reset, clk;
output [3:0] Q;
dff i1(\sim Q[0], clk, Q[3],
reset);
dff i2(Q[3], clk, Q[2], reset);
dff i3(Q[2], clk, Q[1], reset);
dff i4(Q[1], clk, Q[0], reset);
endmodule
```


3. Write a verilog code to implement 4 bit Serial In Serial Out shift registers



```
module siso_tb;
module dff(D, clk, Q);
                             reg in, clk;
input D, clk;
                             wire out;
output Q;
req Q;
                             siso i(in, out, clk);
always @(posedge clk)
                             always #5 clk = ~clk;
begin
    Q = D;
                             initial
end
                             begin
                                  in = 1'b0; clk = 1'b0;
endmodule
                                  $monitor("Time:%f, in:%b, clk:
                             %b, out:%b",$time, in, clk, out);
                                 #10 in = 1'b1;
module siso(in, out, clk);
                                 #10 in = 1'b0;
input in, clk;
output out;
                                 #10 in = 1'b1;
                                 #10 in = 1'b0;
wire [2:0] Q;
                                 #60 $finish;
dff i1(in, clk, Q[0]);
                             end
dff i2(Q[0], clk, Q[1]);
dff i3(Q[1], clk, Q[2]);
                             endmodule
dff i4(Q[2], clk, out);
```

endmodule

4. Write a verilog code to implement 4 bit Serial In parallel Out shift registers




```
module sipo_tb;
module dff(D, clk, Q);
                               reg in, clk;
input D, clk;
                               wire [3:0] out;
output Q;
                               sipo i(in, out, clk);
reg Q;
always @(posedge clk)
                               always #5 clk = ~clk;
begin
                               initial
    Q = D;
end
                               begin
                                   in = 1'b0; clk = 1'b0;
endmodule
                                   $monitor("Time:%f, in:%b,
                               clk:%b, out:%4b",$time, in, clk,
module sipo(in, out, clk);
                               out);
input in, clk;
                                   #10 in = 1'b1;
output [3:0] out;
                                   #10 in = 1'b0;
                                   #10 in = 1'b1;
                                   #10 in = 1'b0;
dff i1(in, clk, out[0]);
dff i2(out[0], clk, out[1]);
                                   #60 $finish;
dff i3(out[1], clk, out[2]);
                               end
dff i4(out[2], clk, out[3]);
                               endmodule
```

endmodule

Assignment

1. Write a verilog code to implement 3-bit Ring counter.

Hint: Preset signal should be added in the D flip flop module



2. Write a verilog code to implement 4 bit parallel In parallel Out shift registers

