## Amrita Vishwa Vidyapeetham Amrita School of Engineering, Bangalore Department of Computer Science and Engineering

## 19CSE211 Computer Organization and Architecture Lab Handout - 2 Basic Gates

## **Exercise Problems**

1. Write a verilog code to implement AND gate in gate level modeling

```
module and_gl(a, b, c);
                                  module and1 tb;
input a, b;
output c;
                                  reg a, b;
and a1(c,a,b);
                                  wire c;
endmodule
                                  and gl i(a, b, c);
                                  initial
                                  begin
                                      a=1'b0;
                                      b=1'b0;
                                      $monitor("Time:%0t a=%b
                                  b=%b c=%b",$time, a, b, c);
                                      \#5 a=1'b0; b=1'b0;
                                      \#5 a=1'b0; b=1'b1;
                                      \#5 a=1'b1; b=1'b0;
                                      #5 a=1'b1; b=1'b1;
                                  end
```

endmodule

2. Write a verilog code to implement AND gate in data flow modeling

```
module and dl(a, b, c);
                                  module and1_tb;
input a, b;
output c;
                                  reg a, b;
assign c = a \& b;
                                  wire c;
endmodule
                                  and dl i(a, b, c);
                                  initial
                                  begin
                                      a=1'b0;
                                      b=1 b0;
                                      $monitor("Time:%0t a=%b
                                  b=%b c=%b",$time, a, b, c);
                                      \#5 a=1'b0; b=1'b0;
                                      #5 a=1'b0; b=1'b1;
                                      #5 a=1'b1; b=1'b0;
                                      #5 a=1'b1; b=1'b1;
                                  end
                                  endmodule
```


3. Write a verilog code to implement AND gate in behavioral modeling

```
module and bl(a, b, c);
                                  module and1 tb;
input a, b;
output c;
                                  reg a, b;
reg c;
                                  wire c;
always@(a or b or c)
                                  and bl i(a, b, c);
begin
    if(a==1'b1 && b==1'b1)
                                  initial
        c = 1'b1;
                                  begin
    else
                                      a=1'b0;
        c = 1'b0;
                                      b=1'b0;
end
                                      $monitor("Time:%0t a=%b
endmodule
                                  b=%b c=%b",$time, a, b, c);
                                      \#5 a=1'b0; b=1'b0;
                                      #5 a=1'b0; b=1'b1;
                                      \#5 a=1'b1; b=1'b0;
                                      #5 a=1'b1; b=1'b1;
                                  end
                                  endmodule
```

**4.** Write a verilog code to implement 5 inputs AND gate in gate level modeling

```
module and_5in(in1, in2, in3,
                                 module and1_tb;
in4, in5, out);
input in1, in2, in3, in4, in5;
                                 reg in1, in2, in3, in4, in5;
output out;
                                 wire out;
and al(out, in1, in2, in3, in4,
                                 and_5in i(in1, in2, in3, in4,
endmodule
                                 in5, out);
                                 initial
                                 begin
                                     in1=1'b0; in2=1'b0;
                                 in3=1'b0; in4=1'b0; in5=1'b0;
                                     $monitor("Time:%0t
                                 in=%b%b%b%b out=%b",$time,
                                 in1, in2, in3, in4, in5, out);
                                     #5 in1=1'b0; in2=1'b0;
                                 in3=1'b0; in4=1'b0; in5=1'b0;
                                     #5 in1=1'b0; in2=1'b0;
                                 in3=1'b1; in4=1'b0; in5=1'b1;
                                     #5 in1=1'b1; in2=1'b1;
                                 in3=1'b1; in4=1'b1; in5=1'b1;
                                 end
                                 endmodule
```

5. Write a verilog code to implement below logic circuit using gate level modeling



```
module exp5(a,b,c,x);
                                  module exp5 tb;
input a, b, c;
output x;
                                  reg a, b, c;
wire w1, w2;
                                  wire x;
not n1(w1, a);
                                  exp5 i(a, b, c, x);
or o1(w2, b,c);
nand n2(x, w1, w2);
                                  initial
                                  begin
endmodule
                                      a = 1'b0;
                                      b = 1'b0;
                                      c = 1'b0;
                                      $monitor("Time:%0t a=%b
                                  b=%b, c=%b, x=%b", $time, a, b,
                                  c, x);
                                      #5 a = 1'b0; b=1'b0; c=1'b0;
                                      \#5 a= 1'b0; b=1'b0; c=1'b1;
                                      \#5 a= 1'b0; b=1'b1; c=1'b0;
                                      \#5 a= 1'b0; b=1'b1; c=1'b1;
                                      \#5 a= 1'b1; b=1'b0; c=1'b0;
                                      #5 a= 1'b1; b=1'b0; c=1'b1;
                                      #5 a = 1'b1; b=1'b1; c=1'b0;
                                      #5 a= 1'b1; b=1'b1; c=1'b1;
                                  end
                                  endmodule
```

## Assignment

- 1. Write a verilog code to implement following gate in data flow level modeling
  - a. OR
  - **b.** NAND
  - c. EXOR (XOR)
- 2. Write a verilog code to implement the below logic circuit using gate level and data flow modeling

