
Amrita Vishwa Vidyapeetham Amrita School of Computing, Bangalore Department of Computer Science and Engineering

19CSE211 Computer Organization and Architecture Lab Handout - 3 Combinational Circuits Adder/Subtractor and Multiplexer/De-Multiplexer


Exercise Problems

1. Write a verilog code to implement Half Adder using gate level modeling




```
module half adder gl(a, b, sum, module half adder gl tb;
carry);
input a, b;
                                  reg a, b;
output sum, carry;
                                  wire sum, carry;
and gl(carry, a, b);
xor q2(sum, a, b);
                                  half adder gl i(a, b, sum,
endmodule
                                  carry);
                                  initial
                                  begin
                                      a = 1'b0;
                                      b = 1'b0;
                                      $monitor("Time:%0t a=%b
                                  b=%b sum=%b carry=%b", $time,
                                  a, b, sum, carry);
                                      \#5 a=1'b0; b=1'b0;
                                      #5 a=1'b0; b=1'b1;
                                      \#5 a=1'b1; b=1'b0;
                                      #5 a=1'b1; b=1'b1;
                                  end
                                  endmodule
```

2. Write a verilog code to implement Full Adder using Half Added. Use the half adder module in Q.No 1



```
module half adder gl(a, b, sum,
                                 module
carry);
                                 full adder using half adder tb;
input a, b;
output sum, carry;
                                 reg a, b, c;
                                 wire sum, carry;
and gl(carry, a, b);
xor g2(sum, a, b);
endmodule
                                 full adder using half adder
                                 i(a, b, c, sum, carry);
module
full adder using half adder(a,
                                 initial
b, c, sum, carry);
                                 begin
input a, b, c;
                                     a = 1'b0;
output sum, carry;
                                     b = 1'b0;
wire w1, w2, w3;
                                     c = 1'b0;
                                     $monitor("Time:%0t a=%b
                                 b=%b c=%b sum=%b carry=%b",
half adder gl i1(a, b, w1, w2);
half adder gl i2(w1, c, sum,
                                 $time, a, b, c, sum, carry);
                                     #5 a=1'b0; b=1'b0; c=1'b0;
w3);
                                     #5 a=1'b0; b=1'b0; c=1'b1;
or g1(carry, w2, w3);
                                     #5 a=1'b0; b=1'b1; c=1'b0;
endmodule
                                     #5 a=1'b0; b=1'b1; c=1'b1;
                                     #5 a=1'b1; b=1'b0; c=1'b0;
                                     #5 a=1'b1; b=1'b0; c=1'b1;
                                     #5 a=1'b1; b=1'b1; c=1'b0;
                                     #5 a=1'b1; b=1'b1; c=1'b1;
                                 end
                                 endmodule
```

3. Write a verilog code to implement 2:1 multiplexer using gate level modeling



```
module mux2to1 (d0, d1, s, y);
                                     module mux2to1 tb;
input d0, d1, s;
                                     reg d0, d1, s;
output y;
                                     wire y;
wire sbar, w1, w2;
                                     mux2to1 i(d0, d1, s, y);
not g1 (sbar, s);
and g2 (w1, d0, sbar);
                                     initial
                                     begin
and g3 (w2, d1, s);
or g4(y, w1, w2);
                                          s=1'b0; d0 = 1'b0; d1 =
                                     1'b0;
endmodule
                                          $monitor("Time:%f, s:%b
                                     d0:%b d1:%b y:%b", $time, s,
                                     d0, d1, y);
                                          \#5 \text{ s}=1'b0; d0 = 1'b1; d1 =
                                     1'b0;
                                         \#5 \text{ s}=1'b0; d0 = 1'b0; d1 =
                                     1'b1;
                                         \#5 \text{ s}=1'\text{b1}; d0 = 1'\text{b1}; d1 =
                                     1'b0;
                                          \#5 \text{ s}=1'b1; d0 = 1'b0; d1 =
                                     1'b1;
                                     end
```

endmodule

4. Write a verilog code to implement 4:1 multiplexer using data flow modeling.

Y = S0'.S1'.I0 + S0'.S1.I1 + S0.S1'.I2 + S0.S1.I3

```
module mux4to1 dl(s0, s1,
                                module mux4to1 dl tb;
i0, i1, i2, i3, y);
                                reg s0, s1, i0, i1, i2, i3;
input s0, s1, i0, i1, i2,
                                wire y;
i3;
output y;
                                mux4to1 dl i(s0, s1, i0, i1, i2, i3,
                                y);
assign y =
((~s0)&(~s1)&i0)|
                                initial
((\sim s0)\&(s1)\&i1)
                                begin
((\sim 0) \& (\sim s1) \& i2)
                                     s0 = 1'b0; s1 = 1'b0; i0 = 1'b0;
((s0)&(s1)&i3);
                                i1 = 1'b0; i2 = 1'b0; i3 = 1'b0;
                                     $monitor ("Time:%f, s0:%b s1:%b
endmodule
                                i0:%b i1:%b i2:%b i3:%b y:%b",$time,
                                s0, s1, i0, i1, i2, i3, y);
                                     #5 s0 = 1'b0; s1 = 1'b0; i0 =
                                1'b0; i1 = 1'b0; i2 = 1'b0; i3 = 1'b0;
                                     \#5 \ s0 = 1'b0; \ s1 = 1'b0; \ i0 =
                                1'b1; i1 = 1'b0; i2 = 1'b0; i3 = 1'b0;
                                     #5 s0 = 1'b0; s1 = 1'b1; i0 =
                                1'b0; i1 = 1'b0; i2 = 1'b0; i3 = 1'b0;
                                     #5 s0 = 1'b0; s1 = 1'b1; i0 =
                                1'b0; i1 = 1'b1; i2 = 1'b0; i3 = 1'b0;
                                     \#5 \ s0 = 1'b1; \ s1 = 1'b0; \ i0 =
                                1'b0; i1 = 1'b0; i2 = 1'b0; i3 = 1'b0;
                                     \#5 \ s0 = 1'b1; \ s1 = 1'b0; \ i0 =
                                1'b0; i1 = 1'b0; i2 = 1'b1; i3 = 1'b0;
                                     #5 s0 = 1'b1; s1 = 1'b1; i0 =
                                1'b0; i1 = 1'b0; i2 = 1'b0; i3 = 1'b0;
                                     #5 s0 = 1'b1; s1 = 1'b1; i0 =
                                1'b0; i1 = 1'b0; i2 = 1'b0; i3 = 1'b1;
                                end
```

endmodule

Assignment

- 1. Write a verilog code to implement half adder using data flow modeling.
- 2. Write a verilog code to implement half subtractor using gate level modeling
- 3. Write a verilog code to implement full subtractor using data flow modeling
- **4.** Write a verilog code to implement 16:1 multiplexer using 4:1 multiplexer. Implement 4:1 multiplexer using gate level modeling.
- 5. Write a verilog code to implement 1:4 de-multiplexer using data flow modeling.
- **6.** Implement the below expression using 2:1 multiplexer.

$$F = a'b' + a'b$$