## Amrita Vishwa Vidyapeetham Amrita School of Computing, Bangalore Department of Computer Science and Engineering 19CSE211 Computer Organization and Architecture Lab Handout - 4 Flipflops

## **Exercise Problems**

1. Write a verilog code to implement positive edge triggered D flipflop

```
module dff(D, clk, Q);
                              module dff tb;
input D, clk;
                              reg D, clk;
output Q;
                              wire Q;
reg Q;
                              dff i1(D, clk, Q);
always @(posedge clk)
begin
                              initial
    Q = D;
                              begin
                                  D = 1'b0; clk=1'b0;
end
                                  $monitor("Time:%f, D=%b,
                              clk=%b, Q=%b", $time, D, clk, Q);
endmodule
                                  \#5 D = 1'b1; clk = 1'b1;
                                  \#5 D = 1'b0; clk = 1'b0;
                                  \#5 D = 1'b0; clk = 1'b1;
                                  \#5 D = 1'b1; clk = 1'b1;
                              end
```

endmodule

2. Write a verilog code to implement negative edge triggered T flipflop

```
module tff(T, clk, Q,
                             module tff tb;
reset);
                             reg T, clk, reset;
input T, clk, reset;
                             wire Q;
output Q;
reg Q;
                             tff i1(T, clk, Q, reset);
always @(negedge clk)
                             always #5 clk = ~clk;
begin
    if (reset)
                              initial
        Q = 0;
                             begin
    else begin
                                  T = 1'b0; clk = 1'b0; reset =
        if(T)
                             1;
                                  $monitor("Time:%f, T=%b,
            Q = \sim Q;
        else
                              clk=%b, Q=%b", $time, T, clk, Q);
                                  #5 reset = 0;
            Q = Q;
                                  #5 T = 1'b1;
    end
                                  #5 T = 1'b1;
                                  #5 T = 1'b1;
end
                                  #5 T = 1'b1;
endmodule
                                  #5 $finish;
                             end
```

endmodule

3. Write a verilog code to implement positive edge triggered JK flipflop

```
module jk(J, K, clk, Q);
                             module jk tb;
input J, K, clk;
                             reg J, K, clk;
output Q;
                             wire Q;
reg Q;
                              jk i1(J, K, clk, Q);
always @(posedge clk)
                             always #5 clk = ~clk;
begin
    case ({J,K})
         2'b00 : Q = Q;
                              initial
         2'b01 : Q = 0;
                             begin
         2'b10 : Q = 1;
                                 J = 1'b0; K = 1'b0; clk = 1'b0;
         2'b11 : Q = \sim Q;
                                  $monitor ("Time:%f, J=%b, K=%b,
      endcase
                             Q=%b",$time, J, K, Q);
                                 \#5 J = 1'b0; K = 1'b1;
end
                                 #10 J = 1'b1; K = 1'b0;
                                 #10 J = 1'b1; K = 1'b1;
endmodule
                                 #10 J = 1'b0; K = 1'b0;
                                 #10 $finish;
                             end
                             endmodule
```

## Assignment

 Write a verilog code to implement T flipflop using JK flipflop. Use the JK flipflop module in Q No.3.