

Lab 07

Jonathan Gusler

3/10/2019

Overview

This lab began the process of pipelining the MIPS processor used since Lab 3. The pipelining does not support branch and jump instructions, nor protects against any type of hazard that comes as a result of pipelining. The rudimentary pipelining system did successfully execute the code segment provided by the lab book.

Background

This lab used the same foundational hardware from Labs 3 [1], 4 [2], 5 [3], and 6 [4]. This lab requires familiarity with VHDL, MIPS assembly language and machine language, strong understanding of the processor simulated by the VHDL in the previous labs, and conceptual understanding of pipelining and how a pipelined processor behaves differently than a single-cycle processor.

Discussion

The processor from labs 3-6 was single-cycle, meaning only one instruction was being executed per clock cycle. Lab 07 altered this processor into a 4-stage pipelined processor, the stages in order being Fetch, Decode, Execute, Memory. In the diagram of the processor, *Figure 1*, that is simulated by the code there is a Writeback stage, but this was included in the Decode stage.




Figure 1: Diagram of original processor but doesn't show the added Jump and Branch hardware [5].

Pipelining the processor was accomplished by holding signals at their source stage until they were needed at their destination stage. For instance, if a signal was created in the decode stage and was next used in the memory stage, it was held at decode for two clock cycles and then sent out to go to memory. This “holding” was accomplished by creating, for each signal, a corresponding number of new signals based on how long it was going to be held and clocking the original signal through each of these signal stages until it was needed at another pipeline stage. To explain this using the previous example, assume a signal ‘A’ was needed at memory that came from decode. Decode would create the source signal ‘A_IDEX’, meaning signal A created at the decode stage and “going” to the execute stage. This signal, on the clock edge, would get sent to ‘A_EXMEM’, meaning signal A at the execute stage and then “going” to the memory, but in reality, always being at the decode stage. On the next clock edge, signal ‘A_EXMEM’ was sent to signal ‘A’ and sent to the memory stage. For a visual aid, *Figure 2* shows a code snippet from the Decode stage of the processor.

```
--Pipelining
read_data_1 <= read_data_1_IDEX;|
read_data_2 <= read_data_2_IDEX;
Sign_extend <= Sign_extend_IDEX;
Jump_Offset <= Jump_Offset_IDEX;
write_register_address_EXMEM <= write_register_address_IDEX;
write_register_address_MEMWB <= write_register_address_EXMEM;
write_register_address <= write_register_address_MEMWB;
```

Figure 2: Code snippet demonstrating the holding of a signal until it is needed elsewhere.

In the figure, ‘read_data_1_IDEX’ starts in the Decode stage and goes to the Execute stage. On the rising clock-edge the signal gets transferred to ‘read_data_1’, which is the signal that is the named input to the Execute stage. The ‘IDEX’ portion of the name tells where the signal is currently, Instruction Decode, and where it is going next in the pipeline, Execute. That does not mean that Execute is the final destination, it just happens to be in this case.

To test the new processor, a new memory file and program were used, shown in *Figure 3* and *Figure 4* respectively. The code for each of the stages is shown in Appendix A.

```
1  -- MIPS Data Memory Initialization File
2  depth=256;
3  width=32;
4  Content
5  Begin
6  -- default value for memory
7  [00..FF] : 00000000;
8  -- initial values for test program
9  00 : 00000000;
10 01 : 00000011;
11 02 : 00000022;
12 03 : 00000033;
13 04 : 00000044;
14 05 : 00000055;
15 06 : 00000066;
16 07 : 00000077;
17 08 : 00000088;
18 09 : 00000099;
19 0A : 000000AA;
20 0B : 000000BB;
21 0C : 000000CC;
22 0D : 000000DD;
23 0E : 000000EE;
24 0F : 000000FF;
25 10 : 00000010;
26 11 : 00000011;
27 12 : 00000012;
28 13 : 00000013;
29 14 : 00000014;
30 15 : 00000015;
31 16 : 00000016;
32 17 : 00000017;
33 18 : 00000018;
34 19 : 00000019;
35 1A : 0000001A;
36 1B : 0000001B;
37 1C : 0000001C;
38 1D : 0000001D;
39 1E : 0000001E;
40 1F : 0000001F;
41 End;
```

Figure 3: New initial memory values used for Lab 07.

```

1  -- MIPS Instruction Memory Initialization File
2  Depth = 256;
3  Width = 32;
4  Address_radix = HEX;
5  Data_radix = HEX;
6  Content
7  Begin
8  -- Use NOPS for default instruction memory values
9      [00..FF]: 00000000; -- nop (sll r0,r0,0)
10 -- Place MIPS Instructions here
11 -- Note: memory addresses are in words and not bytes
12 -- i.e. next location is +1 and not +4
13 00: 8C2A0014; -- lw $10,20($1) ; load into register 10 the value in instruction 0x15, 20 from 01 ($1 is 0x00000001)
14 01: 00435822; -- sub $11,$2,$3 ; subtract 3 from 2 and put it in $11 (0xFFFFFFFF) (-1)
15 02: 00646020; -- add $12,$3,$4 ; add 3 and 4 and put it in $12 (0x00000111) (7)
16 03: 8C2D0018; -- lw $13,24($1) ; load into $13 the value in instruction 0x19, 24 from 01 ($1 is 0x00000001)
17 04: 00A67020; -- add $14,$5,$6 ; add 5 and 6 and put it in $14 (0x00001011) (11)
18 End;

```

Figure 4: Program used to test new pipelined processor.

An in-depth explanation of each of the instructions:

- 1) Load into register \$10 the value in data memory register 0x15 (0x00000015), which is 20 away from location 1 in decimal
- 2) Subtract 3 from 2 (-1), (0xFFFFFFFF), and put the value in register \$11
- 3) Add 3 to 4 (7), (0x00000007), and put the value in register \$12
- 4) Load into register \$13 the value in data memory register 0x19 (0x00000019), which is 24 away from location 1 in decimal
- 5) Add 5 to 6 (11), (0x0000000B), and put the value in register \$14


Analysis and Results

The annotated figures that start on page 6 show a step by step walkthrough of the instructions being executed as shown in the simulation waveform. *Table 1* describes the relevant signals in the waveform.

Signal Name	Description
clock	The clock for the system
reset	Resets system back to instruction on falling edge
PC	Program Counter
Instruction_out	Instruction fetched from IM
read_data_1_out	Rs output from registers
read_data_2_out	Rd output from registers
ALU_result_out	Output of ALU
write_data_out	Data to write to registers on high
Regwrite_out	Enable write to registers on high
Memwrite_out	Enable write to memory on high


Table 1: Relevant signal names and descriptions for the following analyses.

```
00: 8C2A0014; -- lw $10,20($1)
100011 | 00001 | 01010 | 0000000000010100
Opcode | $s = 1 | $t = 10 | offset
```




This instruction loads the value 0x00000015 into register \$10 from data memory location 0x00000015.

```
01: 00435822; -- sub $11, $2, $3
000000 | 00010 | 00011 | 010110 | 0000100010
Opcode | $s = 2 | $t = 3 | $d = 11 | function code subtract
```




This instruction subtracts the value in register \$3 from register \$2 and stores the result in register \$11.

```
02: 00646020; -- add $12, $3, $4
000000 | 00011 | 00100 | 011000 | 0000100000
Opcode | $s = 3 | $t = 4 | $d = 12 | function code addition
```




This instruction adds the value in register \$3 and register \$4 and stores the result in register \$12.


```
03: 8C2D0018; -- lw $13, 24($1)
100011 | 00001 | 01101 | 0000000000011000
Opcode | $s = 1 | $t = 13 | offset
```



This instruction loads the value 0x00000019 into register \$13 from data memory location 0x00000019.

```
04: 00A67020 -- add $14, $5, $6
000000 | 00101 | 00110 | 01110 | 00000100000
Opcode | $s = 5 | $t = 6 | $d = 14 | function code addition
```



This instruction adds the value in register \$5 and register \$6 and stores the result in register \$14.

Conclusion

As shown in the analysis, the code successfully simulated a 4-stage pipeline according to the program tested, the number of clock cycles used, and the various actions taking place during each clock cycle. The next step is to add protection against hazards that arise from using a pipelined processor.

Works Cited

- [1] J. Gusler, "Lab 03," 2019.
- [2] J. Gusler, "Lab 04," 2019.
- [3] J. Gusler, "Lab 05," 2019.
- [4] J. Gusler, "Lab 06," 2019.
- [5] H. F. Hamblen, in *Rapid Prototyping of Digital Systems, SOPC Edition*, p. Section 14.

Appendix A

```

1  -- Ifetch module (provides the PC and instruction
2  --memory for the MIPS computer)
3  LIBRARY IEEE;
4  USE IEEE.STD_LOGIC_1164.ALL;
5  USE IEEE.STD_LOGIC_ARITH.ALL;
6  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
7  LIBRARY altera_mf;
8  USE altera_mf.altera_mf_components.all;
9
10 ENTITY Ifetch IS
11     PORT(
12         SIGNAL Instruction      : OUT   STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- ID
13         SIGNAL PC_plus_4_out    : OUT   STD_LOGIC_VECTOR( 9 DOWNTO 0 ); -- EX
14         -- PC_out goes nowhere, just used as out, will need it later for stalls
15         SIGNAL PC_out          : OUT   STD_LOGIC_VECTOR( 9 DOWNTO 0 );
16         SIGNAL Add_result      : IN    STD_LOGIC_VECTOR( 7 DOWNTO 0 );
17         --Added Jump_result value
18         SIGNAL Jump_result     : IN    STD_LOGIC_VECTOR( 7 DOWNTO 0 );
19         SIGNAL Branch          : IN    STD_LOGIC;
20         --Added BNE and Jump inputs
21         SIGNAL Branch_Not_Equal : IN   STD_LOGIC;
22         SIGNAL Jump            : IN    STD_LOGIC;
23         SIGNAL Zero            : IN    STD_LOGIC;
24         SIGNAL clock, reset    : IN   STD_LOGIC);
25
26 END Ifetch;
27
28 ARCHITECTURE behavior OF Ifetch IS
29     SIGNAL Instruction_IFID      : STD_LOGIC_VECTOR(31 DOWNTO 0 );
30     SIGNAL PC, PC_plus_4_IFID, PC_plus_4_IDEX : STD_LOGIC_VECTOR( 9 DOWNTO 0 );
31     SIGNAL next_PC, Mem_Addr : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
32
33 BEGIN
34     --ROM for Instruction Memory
35     inst_memory: altsyncram
36
37     GENERIC MAP (
38         operation_mode => "ROM",
39         width_a => 32,
40         widthad_a => 8,
41         lpm_type => "altsyncram",
42         outdata_reg_a => "UNREGISTERED",
43         init_file => "Lab07program.MIF",
44         intended_device_family => "Cyclone"
45     )
46
47     PORT MAP (
48         clock0 => clock,
49         address_a => Mem_Addr,
50         q_a => Instruction );
51
52     -- Instructions always start on word address - not byte
53     PC(1 DOWNTO 0) <= "00";
54
55     -- copy output signals - allows read inside module
56     PC_out <= PC;

```

```

50
51      -- copy output signals - allows read inside module
52      PC_out      <= PC;
53
54
55      -- send address to inst. memory address register
56      Mem_Addr <= Next_PC;
57
58      -- Adder to increment PC by 4
59      PC_plus_4_IFID( 9 DOWNT0 2 ) <= PC( 9 DOWNT0 2 ) + 1;
60      PC_plus_4_IFID( 1 DOWNT0 0 ) <= "00";
61
62      -- Mux to select Branch Address or PC + 4
63      Next_PC <= X"00" WHEN Reset = '1'
64      --Added BNE = '1' AND Zero = '0' to allow branch on not equal
65      ELSE Add_result WHEN ( ( Branch = '1' ) AND ( Zero = '1' ) )
66      OR ((Branch_Not_Equal = '1') AND (Zero = '0'))
67      --Added Jump
68      ELSE Jump_result WHEN (Jump = '1')
69      ELSE PC_plus_4_IFID( 9 DOWNT0 2 );
70
71  PROCESS
72  BEGIN
73      WAIT UNTIL ( clock'EVENT ) AND ( clock = '1' );
74      IF reset = '1' THEN
75          PC( 9 DOWNT0 2 ) <= "00000000" ;
76      ELSE
77          PC( 9 DOWNT0 2 ) <= next_PC;
78      END IF;
79      -- Added for pipelining
80      PC_plus_4_IDEX <= PC_plus_4_IFID;
81      PC_plus_4_out <= PC_plus_4_IDEX;
82      -- Instruction <= Instruction_IFID;
83  END PROCESS;
END behavior;

```

Code for Fetch stage of pipeline.

```

1  -- Idecode module (implements the register file for
2  LIBRARY IEEE;          -- the MIPS computer)
3  USE IEEE.STD_LOGIC_1164.ALL;
4  USE IEEE.STD_LOGIC_ARITH.ALL;
5  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7  ENTITY Idecode IS
8  PORT( read_data_1 : OUT   STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- EX
9        read_data_2 : OUT   STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- EX
10       Sign_extend : OUT   STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- EX
11       --Added Jump_Offset which will come straight from the jump instruction and goes straight into an adder
12       Jump_Offset : OUT   STD_LOGIC_VECTOR( 9 DOWNTO 0 ); -- EX
13       --Altered Instruction for pipelining
14       Instruction : IN     STD_LOGIC_VECTOR( 31 DOWNTO 0 );
15       read_data   : IN     STD_LOGIC_VECTOR( 31 DOWNTO 0 );
16       ALU_result_WB : IN    STD_LOGIC_VECTOR( 31 DOWNTO 0 );
17       RegWrite     : IN     STD_LOGIC;
18       MementoReg    : IN     STD_LOGIC;
19       RegDst        : IN     STD_LOGIC;
20       clock,reset   : IN     STD_LOGIC );
21
22  END Idecode;
23
24  ARCHITECTURE behavior OF Idecode IS
25  TYPE register_file IS ARRAY ( 0 TO 31 ) OF STD_LOGIC_VECTOR( 31 DOWNTO 0 );
26
27  SIGNAL register_array          : register_file;
28  --WRITE REGISTER ADDRESS NEEDS TO BE STALLED TO WB
29  SIGNAL write_register_address  : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
30  SIGNAL write_register_address_IDEX : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
31  SIGNAL write_register_address_EXMEM : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
32  SIGNAL write_register_address_MEMWB : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
33  SIGNAL write_data              : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
34  SIGNAL read_register_1_address : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
35  SIGNAL read_register_2_address : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
36  SIGNAL write_register_address_1 : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
37  SIGNAL write_register_address_0 : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
38  SIGNAL Instruction_immediate_value : STD_LOGIC_VECTOR( 16 DOWNTO 0 );
39  SIGNAL read_data_1_IDEX          : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
40  SIGNAL read_data_2_IDEX          : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
41  SIGNAL Sign_extend_IDEX          : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
42  SIGNAL Jump_Offset_IDEX          : STD_LOGIC_VECTOR( 9 DOWNTO 0 );

```

```

43 BEGIN
44     read_register_1_address    <= Instruction( 25 DOWNT0 21 );
45     read_register_2_address    <= Instruction( 20 DOWNT0 16 );
46     write_register_address_1    <= Instruction( 15 DOWNT0 11 );
47     write_register_address_0    <= Instruction( 20 DOWNT0 16 );
48     Instruction_immediate_value <= Instruction( 15 DOWNT0 0 );
49     -- Read Register 1 Operation
50     read_data_1_IDEX <= register_array(
51         CONV_INTEGER( read_register_1_address ) );
52     -- Read Register 2 Operation
53     read_data_2_IDEX <= register_array(
54         CONV_INTEGER( read_register_2_address ) );
55     -- Mux for Register Write Address
56     write_register_address_IDEX <= write_register_address_1
57         WHEN RegDst = '1' ELSE write_register_address_0;
58     -- Mux to bypass data memory for Rformat instructions
59     write_data <= ALU_result_WB( 31 DOWNT0 0 )
60         WHEN ( MemtoReg = '0' ) ELSE read_data;
61     -- Sign Extend 16-bits to 32-bits
62     Sign_extend_IDEX <= X"0000" & Instruction_immediate_value
63         WHEN Instruction_immediate_value(15) = '0'
64         ELSE X"FFFF" & Instruction_immediate_value;
65     -- NEW CODE Jump_Offset
66     Jump_Offset_IDEX <= Instruction( 7 DOWNT0 0 ) & "00";
67
68 PROCESS
69 BEGIN
70     WAIT UNTIL clock'EVENT AND clock = '1';
71     IF reset = '1' THEN
72         -- Initial register values on reset are register = reg#
73         -- use loop to automatically generate reset logic
74         -- for all registers
75         FOR i IN 0 TO 31 LOOP
76             register_array(i) <= CONV_STD_LOGIC_VECTOR( i, 32 );
77         END LOOP;
78         -- Write back to register - don't write to register 0
79     ELSIF RegWrite = '1' AND write_register_address /= 0 THEN
80         register_array( CONV_INTEGER( write_register_address )) <= write_data;
81     END IF;
82     --Pipelining
83     read_data_1 <= read_data_1_IDEX;
84     read_data_2 <= read_data_2_IDEX;
85     Sign_extend <= Sign_extend_IDEX;
86     Jump_Offset <= Jump_Offset_IDEX;
87     write_register_address_EXMEM <= write_register_address_IDEX;
88     write_register_address_MEMWB <= write_register_address_EXMEM;
89     write_register_address <= write_register_address_MEMWB;
90 END PROCESS;
91 END behavior;

```

Code for Decode stage of the pipeline.


```

1  -- Execute module (implements the data ALU and Branch Address Adder
2  -- for the MIPS computer)
3  LIBRARY IEEE;
4  USE IEEE.STD_LOGIC_1164.ALL;
5  USE IEEE.STD_LOGIC_ARITH.ALL;
6  USE IEEE.STD_LOGIC_SIGNED.ALL;
7
8  ENTITY Execute IS
9  PORT(
10     Zero      : OUT  STD_LOGIC; -- IF
11     ALU_Result_MEM : OUT  STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- MEM
12     ALU_result_WB  : OUT  STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- WB
13     Add_Result    : OUT  STD_LOGIC_VECTOR( 7 DOWNTO 0 ); -- IF
14     -- Adding Jump_Result to allow for Jump command
15     Jump_result   : OUT  STD_LOGIC_VECTOR( 7 DOWNTO 0 ); -- IF
16     Read_data_1   : IN   STD_LOGIC_VECTOR( 31 DOWNTO 0 );
17     Read_data_2   : IN   STD_LOGIC_VECTOR( 31 DOWNTO 0 );
18     Sign_extend   : IN   STD_LOGIC_VECTOR( 31 DOWNTO 0 );
19
20     ALUOp         : IN   STD_LOGIC_VECTOR( 1 DOWNTO 0 );
21     ALUOp_out     : OUT  STD_LOGIC_VECTOR( 1 DOWNTO 0 );
22     --Added Jump_Offset input to calculate jump value
23     Jump_Offset   : IN   STD_LOGIC_VECTOR( 9 DOWNTO 0 );
24     ALUSrc        : IN   STD_LOGIC;
25     PC_plus_4     : IN   STD_LOGIC_VECTOR( 9 DOWNTO 0 );
26     ALU_ctl_out   : OUT  STD_LOGIC_VECTOR( 2 DOWNTO 0 );
27     clock, reset  : IN   STD_LOGIC );
28 END Execute;
29
30 ARCHITECTURE behavior OF Execute IS
31     SIGNAL Ainput, Binput      : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
32     SIGNAL ALU_output_mux      : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
33     SIGNAL Branch_Add          : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
34     --Added Jump_Add for processing of jump address
35     SIGNAL Jump_Add            : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
36     SIGNAL ALU_ctl             : STD_LOGIC_VECTOR( 2 DOWNTO 0 );
37     SIGNAL Zero_EXMEM          : STD_LOGIC;
38     SIGNAL ALU_Result_EXMEM    : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
39     SIGNAL ALU_Result_MEMWB    : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
40     SIGNAL Add_Result_EXMEM    : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
41     SIGNAL Jump_result_EXMEM   : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
42     SIGNAL Function_opcode     : STD_LOGIC_VECTOR( 5 DOWNTO 0 );
43 BEGIN
44     Ainput <= Read_data_1;
45     -- ALU input mux
46     Binput <= Read_data_2
47         WHEN ( ALUSrc = '0' )
48         ELSE Sign_extend( 31 DOWNTO 0 );
49
50     -- Define function opcode source--
51     Function_opcode <= Sign_extend( 5 DOWNTO 0 );
52     -- Generate ALU control bits
53     ALU_ctl( 0 ) <= ( Function_opcode( 0 ) OR Function_opcode( 3 ) ) AND ALUOp( 1 ); --add or subu? and r-type

```

```

52 ALU_ctl( 0 ) <= ( Function_opcode( 0 ) OR Function_opcode( 3 ) ) AND ALUOp( 1 ); --add or subu? and r-type
53 ALU_ctl( 1 ) <= ( NOT Function_opcode( 2 ) ) OR (NOT ALUOp( 1 ) ); -- not sub or not r-type
54 ALU_ctl( 2 ) <= ( Function_opcode( 1 ) AND ALUOp( 1 ) ) OR ALUOp( 0 ); -- r-type or branch and addu
55
56 -- Generate Zero Flag
57 Zero_EXMEM <= '1'
58 WHEN ( ALU_output_mux( 31 DOWNTO 0 ) = X"00000000" )
59 ELSE '0';
60
61 -- Select ALU output
62 ALU_result_EXMEM <= X"00000000" & B"0000" & ALU_output_mux( 31 )
63 WHEN ALU_ctl = "111"
64 ELSE ALU_output_mux( 31 DOWNTO 0 );
65
66 -- Adder to compute Branch Address
67 Branch_Add <= PC_plus_4( 9 DOWNTO 2 ) + Sign_extend( 7 DOWNTO 0 );
68 Add_Result_EXMEM <= Branch_Add( 7 DOWNTO 0 );
69
70 -- NEW CODE Adder to compute Jump Address
71 Jump_Add <= PC_plus_4( 9 DOWNTO 2 ) + Jump_Offset( 9 DOWNTO 2 );
72 Jump_result_EXMEM <= Jump_Add( 7 DOWNTO 0 );
73
74 -- FOR TESTING
75 ALUOp_out <= ALUOp;
76 ALU_ctl_out <= ALU_ctl;
77
78 PROCESS ( ALU_ctl, Ainput, Binput )
79 BEGIN
80 -- Select ALU operation
81 CASE ALU_ctl IS
82 WHEN "000" => ALU_output_mux <= Ainput AND Binput;
83 -- ALU performs ALUresult = A_input AND B_input
84 WHEN "001" => ALU_output_mux <= Ainput OR Binput;
85 -- ALU performs ALUresult = A_input OR B_input
86 WHEN "010" => ALU_output_mux <= Ainput + Binput;
87 -- ALU performs ALUresult = A_input + B_input
88 WHEN "011" => ALU_output_mux <= X"00000000";
89 -- ALU performs ?
90 WHEN "100" => ALU_output_mux <= X"00000000";
91 -- ALU performs ?
92 WHEN "101" => ALU_output_mux <= X"00000000";
93 -- ALU performs ?
94 WHEN "110" => ALU_output_mux <= Ainput - Binput;
95 -- ALU performs ALUresult = A_input - B_input
96 WHEN "111" => ALU_output_mux <= Ainput - Binput;
97 -- ALU performs SLT
98 WHEN OTHERS => ALU_output_mux <= X"00000000";
99
100 END CASE;
101 END PROCESS;
102
103 PROCESS
104 BEGIN
105 WAIT UNTIL clock'EVENT AND clock = '1';
106 --Pipelining
107 ALU_Result_MEM <= ALU_Result_EXMEM;
108 ALU_Result_MEMWB <= ALU_Result_EXMEM;
109 ALU_Result_WB <= ALU_Result_MEMWB;
110 Add_Result <= ADD_Result_EXMEM;
111 Zero <= Zero_EXMEM;
112 Jump_result <= Jump_result_EXMEM;
113
114 END PROCESS;
115 END behavior;

```

Code for Execute stage of the pipeline.

```

1  |  -- control module (implements MIPS control unit)
2  |  LIBRARY IEEE;
3  |  USE IEEE.STD_LOGIC_1164.ALL;
4  |  USE IEEE.STD_LOGIC_ARITH.ALL;
5  |  USE IEEE.STD_LOGIC_SIGNED.ALL;
6  |
7  |  ENTITY control IS
8  |  |  PORT (
9  |  |  |  Opcode      : IN      STD_LOGIC_VECTOR( 5 DOWNTO 0 );
10 |  |  |  Opcode_out   : OUT     STD_LOGIC_VECTOR( 5 DOWNTO 0 );
11 |  |  |  RegDst       : OUT     STD_LOGIC; -- ID
12 |  |  |  ALUSrc       : OUT     STD_LOGIC; -- EX
13 |  |  |  MemtoReg     : OUT     STD_LOGIC; -- WB
14 |  |  |  RegWrite     : OUT     STD_LOGIC; -- WB
15 |  |  |  MemRead      : OUT     STD_LOGIC; -- MEM
16 |  |  |  MemWrite     : OUT     STD_LOGIC; -- MEM
17 |  |  |  Branch       : OUT     STD_LOGIC; -- IF
18 |  |  |  --Added branch on not equal and Jump
19 |  |  |  Branch_Not_Equal : OUT     STD_LOGIC; -- IF
20 |  |  |  Jump         : OUT     STD_LOGIC; -- IF
21 |  |  |  ALUOp        : OUT     STD_LOGIC_VECTOR( 1 DOWNTO 0 ); -- EX
22 |  |  |  clock, reset  : IN      STD_LOGIC );
23 |  |
24 |  |  END control;
25 |
26 |
27 |
28 |  ARCHITECTURE behavior OF control IS
29 |  |
30 |  |  SIGNAL R_format, Lw, Sw, Beq, Bne, J, RegDst_INDEX, ALUSrc_INDEX : STD_LOGIC;
31 |  |  SIGNAL MemtoReg_INDEX, MemtoReg_EXMEM, MemtoReg_MEMWB, RegWrite_INDEX, RegWrite_EXMEM, RegWrite_MEMWB : STD_LOGIC;
32 |  |  SIGNAL MemRead_INDEX, MemRead_EXMEM, MemWrite_INDEX, MemWrite_EXMEM : STD_LOGIC;
33 |  |  SIGNAL Branch_INDEX, Branch_EXMEM, Branch_Not_Equal_INDEX, Branch_Not_Equal_EXMEM, Jump_INDEX, Jump_EXMEM : STD_LOGIC;
34 |  |  SIGNAL ALUOp_INDEX : STD_LOGIC_VECTOR( 1 DOWNTO 0 );
35 |  |
36 |  |  BEGIN
37 |  |  |  Opcode_out <= Opcode;
38 |  |  |  -- Code to generate control signals using opcode bits
39 |  |  |  R_format <= '1' WHEN Opcode = "000000" ELSE '0';
40 |  |  |  Lw <= '1' WHEN Opcode = "100011" ELSE '0';
41 |  |  |  Sw <= '1' WHEN Opcode = "101011" ELSE '0';
42 |  |  |  Beq <= '1' WHEN Opcode = "000100" ELSE '0';
43 |  |  |  -- Adding Branch on not equal (Bne) and Jump (J) based on opcode
44 |  |  |  Bne <= '1' WHEN Opcode = "000101" ELSE '0';
45 |  |  |  J <= '1' WHEN Opcode = "000010" ELSE '0';

```

```

43  -- Adding Branch on not equal (Bne) and Jump (J) based on opcode
44  Bne      <= '1' WHEN Opcode = "000101" ELSE '0';
45  J        <= '1' WHEN Opcode = "000010" ELSE '0';
46  RegDst_IDEX <= R_format;
47  ALUSrc_IDEX <= Lw OR Sw;
48  MemtoReg_IDEX <= Lw;
49  RegWrite_IDEX <= R_format OR Lw;
50  MemRead_IDEX <= Lw;
51  MemWrite_IDEX <= Sw;
52  Branch_IDEX <= Beq;
53  --Control unit out for Branch on not equal and Jump
54  Branch_Not_Equal_IDEX <= Bne;
55  Jump_IDEX <= J;
56  ALUOp_IDEX( 1 ) <= R_format;
57  ALUOp_IDEX( 0 ) <= Beq OR Bne;
58  PROCESS
59  BEGIN
60      WAIT UNTIL clock'EVENT AND clock = '1';
61      --Pipelining
62      RegDst <= RegDst_IDEX;
63      ALUSrc <= ALUSrc_IDEX;
64      MemtoReg_EXMEM <= MemtoReg_IDEX;
65      MemtoReg_MEMWB <= MemtoReg_EXMEM;
66      MemtoReg <= MemtoReg_MEMWB;
67      RegWrite_EXMEM <= RegWrite_IDEX;
68      RegWrite_MEMWB <= RegWrite_EXMEM;
69      RegWrite <= RegWrite_MEMWB;
70      MemRead_EXMEM <= MemRead_IDEX;
71      MemRead <= MemRead_EXMEM;
72      MemWrite_EXMEM <= MemWrite_IDEX;
73      MemWrite <= MemWrite_EXMEM;
74      Branch_EXMEM <= Branch_IDEX;
75      Branch <= Branch_EXMEM;
76      Branch_Not_Equal_EXMEM <= Branch_Not_Equal_IDEX;
77      Branch_Not_Equal <= Branch_Not_Equal_EXMEM;
78      Jump_EXMEM <= Jump_IDEX;
79      Jump <= Jump_EXMEM;
80      ALUOp <= ALUOp_IDEX;
81  END PROCESS;
82  END behavior;

```

Code for Control, part of the Execute stage of the pipeline.

```

1  -- Dmemory module (implements the data
2  -- memory for the MIPS computer)
3  LIBRARY IEEE;
4  USE IEEE.STD_LOGIC_1164.ALL;
5  USE IEEE.STD_LOGIC_ARITH.ALL;
6  USE IEEE.STD_LOGIC_SIGNED.ALL;
7  LIBRARY altera_mf;
8  USE altera_mf.altera_mf_components.all;
9
10 ENTITY dmemory IS
11     PORT(
12         read_data      : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- WB
13         address         : IN   STD_LOGIC_VECTOR( 7 DOWNTO 0 );
14         write_data      : IN   STD_LOGIC_VECTOR( 31 DOWNTO 0 );
15         MemRead, Memwrite : IN   STD_LOGIC;
16         clock, reset    : IN   STD_LOGIC );
17 END dmemory;
18
19 ARCHITECTURE behavior OF dmemory IS
20     SIGNAL write_clock : STD_LOGIC;
21     SIGNAL read_data_MEMWB : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
22 BEGIN
23     data_memory : altsyncram
24     GENERIC MAP (
25         operation_mode => "SINGLE_PORT",
26         width_a => 32,
27         widthad_a => 8,
28         lpm_type => "altsyncram",
29         outdata_reg_a => "UNREGISTERED",
30         init_file => "Lab07memory.mif",
31         intended_device_family => "Cyclone"
32     )
33     PORT MAP (
34         wren_a => memwrite,
35         clock0 => write_clock,
36         address_a => address,
37         data_a => write_data,
38         q_a => read_data_MEMWB );
39     -- Load memory address register with write clock
40     write_clock <= NOT clock;
41
42     PROCESS
43     BEGIN
44         WAIT UNTIL ( clock'EVENT ) AND ( clock = '1' );
45         -- Added for pipelining
46         read_data <= read_data_MEMWB;
47     END PROCESS;
48 END behavior;

```

Code for the Memory portion of the pipeline.