Lab 07 Jonathan Gusler 3/10/2019

Overview

This lab began the process of pipelining the MIPS processor used since Lab 3. The pipelining does not support branch and jump instructions, nor protects against any type of hazard that comes as a result of pipelining. The rudimentary pipelining system did successfully execute the code segment provided by the lab book.

Background

This lab used the same foundational hardware from Labs 3 [1], 4 [2], 5 [3], and 6 [4]. This lab requires familiarity with VHDL, MIPS assembly language and machine language, strong understanding of the processor simulated by the VHDL in the previous labs, and conceptual understanding of pipelining and how a pipelined processor behaves differently than a single-cycle processor.

Discussion

The processor from labs 3-6 was single-cycle, meaning only one instruction was being executed per clock cycle. Lab 07 altered this processor into a 4-stage pipelined processor, the stages in order being Fetch, Decode, Execute, Memory. In the diagram of the processor, *Figure 1*, that is simulated by the code there is a Writeback stage, but this was included in the Decode stage.




Figure 1: Diagram of original processor but doesn't show the added Jump and Branch hardware [5].

Pipelining the processor was accomplished by holding signals at their source stage until they were needed at their destination stage. For instance, if a signal was created in the decode stage and was next used in the memory stage, it was held at decode for two clock cycles and then sent out to go to memory. This "holding" was accomplished by creating, for each signal, a corresponding number of new signals based on how long it was going to be held and clocking the original signal through each of these signal stages until it was needed at another pipeline stage. To explain this using the previous example, assume a signal 'A' was needed at memory that came from decode. Decode would create the source signal 'A_IDEX', meaning signal A created at the decode stage and "going" to the execute stage. This signal, on the clock edge, would get sent to 'A_EXMEM', meaning signal A at the execute stage and then "going" to the memory, but in reality, always being at the decode stage. On the next clock edge, signal 'A_EXMEM' was sent to signal 'A' and sent to the memory stage. For a visual aid, *Figure 2* shows a code snippet from the Decode stage of the processor.

```
--Pipelining
read_data_1 <= read_data_1_IDEX;|
read_data_2 <= read_data_2_IDEX;
Sign_extend <= Sign_extend_IDEX;
Jump_Offset <= Jump_Offset_IDEX;
write_register_address_EXMEM <= write_register_address_IDEX;
write_register_address_MEMWB <= write_register_address_EXMEM;
write_register_address <= write_register_address_MEMWB;</pre>
```

Figure 2: Code snippet demonstrating the holding of a signal until it is needed elsewhere.

In the figure, 'read_data_1_IDEX' starts in the Decode stage and goes to the Execute stage. On the rising clock-edge the signal gets transferred to 'read_data_1', which is the signal that is the named input to the Execute stage. The 'IDEX' portion of the name tells where the signal is currently, Instruction Decode, and where it is going next in the pipeline, Execute. That does not mean that Execute is the final destination, it just happens to be in this case.

To test the new processor, a new memory file and program were used, shown in *Figure 3* and *Figure 4* respectively. The code for each of the stages is shown in Appendix A.

```
1 -- MIPS Data Memory Initialization File
 2 depth=256;
 3 width=32;
   Content
 4
   Begin
 5
   -- default value for memory
     [00..FF] : 00000000;
    -- initial values for test program
 8
    00 : 00000000;
9
10
    01 : 00000011;
11
     02 : 000000022;
     03 : 00000033;
12
    04 : 00000044;
13
    05 : 000000055;
14
15
    06 : 00000066;
    07 : 00000077;
16
17
    08 : 00000088;
18
    09 : 00000099;
19
    OA : 000000AA;
20 OB : 000000BB;
21
    OC : 000000CC;
22
    OD : 000000DD;
23
    OE : 000000EE;
24
    OF : 000000FF;
25
    10 : 00000010;
26
    11 : 00000011;
27
    12 : 00000012;
28
    13 : 00000013;
29
    14: 00000014;
30
    15 : 00000015;
31
     16:00000016;
32
     17: 00000017;
33
    18 : 00000018;
34
     19: 00000019;
35
     1A : 0000001A;
36
     1B : 0000001B;
37
     1C : 0000001C;
38
    1D : 0000001D;
    1E : 0000001E;
39
40
    1F : 0000001F;
41 End;
```

Figure 3: New initial memory values used for Lab 07.

```
1 -- MIPS Instruction Memory Initialization File
2 Depth = 256;
3 Width = 32;
4 Address radix = HEX;
5 Data radix = HEX;
6 Content
7 Begin
8 -- Use NOPS for default instruction memory values
       [00..FF]: 00000000; -- nop (sll r0,r0,0)
10 -- Place MIPS Instructions here
-- Note: memory addresses are in words and not bytes
12 -- i.e. next location is +1 and not +4
      00: 8C2A0014; -- lw $10,20($1) ; load into register 10 the value in instruction 0x15, 20 from 01 ($1 is 0x00000001)
13
        01: 00435822; -- sub $11,$2,$3 ; subtract 3 from 2 and put it in $11 (0xFFFFFFFF) (-1)
14
15
      02: 00646020; -- add $12,$3,$4 ; add 3 and 4 and put it in $12 (0x00000111) (7)
        03: 8C2D0018; -- lw $13,24($1) ; load into $13 the value in instruction 0x19, 24 from 01 ($1 is 0x00000001)
17
        04: 00A67020; -- add $14,$5,$6 ; add 5 and 6 and put it in $14 (0x00001011) (11)
18 End;
```

Figure 4: Program used to test new pipelined processor.

An in-depth explanation of each of the instructions:

- 1) Load into register \$10 the value in data memory register 0x15 (0x00000015), which is 20 away from location 1 in decimal
- 2) Subtract 3 from 2 (-1), (0xFFFFFFFF), and put the value in register \$11
- 3) Add 3 to 4 (7), (0x00000007), and put the value in register \$12
- 4) Load into register \$13 the value in data memory register 0x19 (0x00000019), which is 24 away from location 1 in decimal
- 5) Add 5 to 6 (11), (0x0000000B), and put the value in register \$14

Analysis and Results

The annotated figures that start on page 6 show a step by step walkthrough of the instructions being executed as shown in the simulation waveform. *Table 1* describes the relevant signals in the waveform.


Signal Name	Description
clock	The clock for the system
reset	Resets system back to instruction on falling edge
PC	Program Counter
Instruction_out	Instruction fetched from IM
read_data_1_out	Rs output from registers
read_data_2_out	Rd output from registers
ALU_result_out	Output of ALU
write_data_out	Data to write to registers on high
Regwrite_out	Enable write to registers on high
Memwrite_out	Enable write to memory on high

Table 1: Relevant signal names and descriptions for the following analyses.

00: 8C2A0014; -- lw \$10,20(\$1)

100011 | 00001 | 01010 | 000000000010100


Opcode | \$s = 1 | \$t = 10 | offset



This instruction loads the value 0x00000015 into register \$10 from data memory location 0x00000015.

01: 00435822; -- sub \$11, \$2, \$3

Opcode | \$s = 2 | \$t = 3 | \$d = 11 | function code subtract




This instruction subtracts the value in register \$3 from register \$2 and stores the result in register \$11.

02: 00646020; -- add \$12, \$3, \$4

000000 | 00011 | 00100 | 011000 |0000100000

Opcode | \$s = 3 | \$t = 4 | \$d = 12 | function code addition




This instruction adds the value in register \$3 and register \$4 and stores the result in register \$12.

03: 8C2D0018; -- lw \$13, 24(\$1)


100011 | 00001 | 01101 | 000000000011000

Opcode | \$s = 1 | \$t = 13 | offset



This instruction loads the value 0x00000019 into register \$13 from data memory location 0x00000019.

04: 00A67020 -- add \$14, \$5, \$6 $000000 \mid 00101 \mid 00110 \mid 01110 \mid 00000100000$ Opcode | \$s = 5 | \$t = 6 | \$d = 14 | function code addition



This instruction adds the value in register \$5 and register \$6 and stores the result in register \$14.

Conclusion

As shown in the analysis, the code successfully simulated a 4-stage pipeline according to the program tested, the number of clock cycles used, and the various actions taking place during each clock cycle. The next step is to add protection against hazards that arise from using a pipelined processor.

Works Cited

- [1] J. Gusler, "Lab 03," 2019.
- [2] J. Gusler, "Lab 04," 2019.
- [3] J. Gusler, "Lab 05," 2019.
- [4] J. Gusler, "Lab 06," 2019.
- [5] H. F. Hamblen, in *Rapid Prototyping of Digital Systems, SOPC Edition*, p. Section 14.

Appendix A

```
-- Ifetch module (provides the PC and instruction
      --memory for the MIPS computer)
3
    LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
4
    USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
    LIBRARY altera mf;
8
    USE altera_mf.altera_mf_components.all;
10 ENTITY Ifetch IS
PORT ( SIGNAL Instruction : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- ID SIGNAL PC_plus_4_out : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0 ); -- EX
                    -- PC_out goes nowhere, just used as out, will need it later for stalls
13
                   SIGNAL PC_out : OUT STD_LOGIC_VECTOR( 9 DOWNTO | SIGNAL Add_result : IN STD_LOGIC_VECTOR( 7 DOWNTO 0 );
                                               : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0 );
14
15
                   --Added Jump_result value
16
                   SIGNAL Jump_result : IN STD_LOGIC_VECTOR( 7 DOWNTO 0 );
17
                   SIGNAL Branch
18
                                                 : IN STD_LOGIC;
19
                    --Added BNE and Jump inputs
                   SIGNAL Branch_Not_Equal : IN STD_LOGIC;
                   SIGNAL Jump : IN STD_LOGIC;
SIGNAL Zero : IN STD_LOGIC;
21
22
                   SIGNAL Zero
                   SIGNAL zero : IN SID_LOGIC;
SIGNAL clock, reset : IN STD_LOGIC);
23
24
    END Ifetch;
25
26
    ARCHITECTURE behavior OF Ifetch IS
           SIGNAL Instruction_IFID : STD_LOGIC_VECTOR(31 DOWNTO 0 );
SIGNAL PC, PC_plus_4_IFID, PC_plus_4_IDEX : STD_LOGIC_VECTOR( 9 DOWNTO 0 );
27
28
29
           SIGNAL next_PC, Mem_Addr : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
30
                      --ROM for Instruction Memory
31
32
      inst_memory: altsyncram
33
34 🖹
           GENERIC MAP (
35
              operation_mode => "ROM",
36
               width a \Rightarrow 32,
37
               widthad_a => 8,
              lpm type => "altsyncram",
38
               outdata_reg_a => "UNREGISTERED",
39
               init file => "Lab07program.MIF",
40
               intended_device_family => "Cyclone"
41
42
43
           PORT MAP (
               clock0
                          => clock,
44
               address_a => Mem Addr,
45
46
                                => Instruction );
               q_a
47
48
                            -- Instructions always start on word address - not byte
               PC(1 DOWNTO 0) <= "00";
49
50
                            -- copy output signals - allows read inside module
51
                        <= PC;
                PC_out
```

```
50
51
                           -- copy output signals - allows read inside module
52
               PC_out
                               <= PC;
53
54
55
                               -- send address to inst. memory address register
56
              Mem_Addr <= Next_PC;</pre>
57
58
                               -- Adder to increment PC by 4
59
             PC_plus_4_IFID( 9 DOWNTO 2 ) <= PC( 9 DOWNTO 2 ) + 1;
            PC_plus_4_IFID( 1 DOWNTO 0 ) <= "00";</pre>
60
61
62
                               -- Mux to select Branch Address or PC + 4
              Next_PC <= X"00" WHEN Reset = '1'
63
64
               --Added BNE = '1' AND Zero = '0' to allow branch on not equal
65
                  ELSE Add_result WHEN ( ( Branch = '1' ) AND ( Zero = '1' ) )
                  OR ((Branch_Not_Equal = '1') AND (Zero = '0'))
66
67
               --Added Jump
68
                  ELSE Jump_result WHEN (Jump = '1')
69
                  ELSE PC plus 4 IFID( 9 DOWNTO 2 );
     自
70
           PROCESS
71
              BEGIN
72
                  WAIT UNTIL ( clock'EVENT ) AND ( clock = '1' );
     自
73
                  IF reset = '1' THEN
74
                         PC( 9 DOWNTO 2) <= "000000000";
75
76
                        PC( 9 DOWNTO 2 ) <= next_PC;
77
                  END IF;
                   -- Added for pipelining
78
79
                  PC_plus_4_IDEX <= PC_plus_4_IFID;
80
                  PC_plus_4_out <= PC_plus_4_IDEX;
81
               -- Instruction <= Instruction IFID;
82
          END PROCESS;
     END behavior;
83
```

Code for Fetch stage of pipeline.

```
-- Idecode module (implements the register file for
                                                                 -- the MIPS computer)
              USE IEEE.STD_LOGIC_1164.ALL;
              USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
           ENTITY Idecode IS
                      11
                                     Jump_Offset : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0 ); -- EX
13
                                        --Altered Instruction for pipelining
                                    --Altered Instruction for pipelining
Instruction: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
read_data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
ALU_result_WB : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
RegWrite : IN STD_LOGIC;
MemtoReg : IN STD_LOGIC;
RegDst : IN STD_LOGIC;
clock,reset : IN STD_LOGIC;
14
15
16
17
19
            END Idecode;
21
22
          ARCHITECTURE behavior OF Idecode IS
              TYPE register_file IS ARRAY ( 0 TO 31 ) OF STD_LOGIC_VECTOR( 31 DOWNTO 0 );
25
26
28
29
                       --WRITE REGISTER ADDRESS NEEDS TO BE STALLED TO WB
                       SIGNAL write register address : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL write register address_IDEX : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
                      SIGNAL write register address EXMEM : STD LOSIC VECTOR( 4 DOWNTO 0 );
SIGNAL write register address MEMWB : STD LOGIC VECTOR( 4 DOWNTO 0 );
31
                    SIGNAL write_register_address_MEMWB : SID_LOGIC_VECTOR( 31 DOWNTO 0 SIGNAL write_data : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL read_register_1_address : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL write_register_address_1 : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL write_register_address_0 : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL mrite_register_address_0 : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL read_data_l_IDEX : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL sead_data_l_IDEX : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL sead_data_l_IDEX : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL Jump_Offset_IDEX : STD_LOGIC_VECTOR( 9 DOWNTO 0 );
32
33
                                                                                                                    : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
34
36
38
39
41
42
```

```
43 BEGIN
          read register 1 address <= Instruction( 25 DOWNTO 21 );
45
          read register 2 address <= Instruction( 20 DOWNTO 16 );
46
          write_register_address_1 <= Instruction( 15 DOWNTO 11 );</pre>
          write register address 0 <= Instruction( 20 DOWNTO 16 );</pre>
47
          Instruction_immediate_value <= Instruction( 15 DOWNTO 0 );</pre>
48
49
                        -- Read Register 1 Operation
    中
          read_data_1_IDEX <= register_array(
 50
 51
                        CONV_INTEGER( read_register_1_address ) );
 52
                          -- Read Register 2 Operation
 53
    read_data_2_IDEX <= register_array(</pre>
                        CONV_INTEGER( read_register_2_address ) );
54
 55
                          -- Mux for Register Write Address
 56
          write_register_address_IDEX <= write_register_address_1</pre>
                 57
 58
                         -- Mux to bypass data memory for Rformat instructions
           write_data <= ALU_result_WB( 31 DOWNTO 0 )</pre>
 59
                WHEN ( MemtoReg = '0' )
 60
                                            ELSE read data;
 61
                    -- Sign Extend 16-bits to 32-bits
 62
          Sign_extend_IDEX <= X"0000" & Instruction_immediate_value
 63
               WHEN Instruction_immediate_value(15) = '0'
 64
                      X"FFFF" & Instruction immediate value;
                         -- NEW CODE Jump_Offset
 65
 66
           Jump Offset IDEX <= Instruction( 7 DOWNTO 0) & "00";
 67
68 PROCESS
 69
           BEGIN
 70
               WAIT UNTIL clock'EVENT AND clock = '1';
71
72
中
               IF reset = '1' THEN
                          -- Initial register values on reset are register = reg#
 73
                          -- use loop to automatically generate reset logic
     F
 74
                          -- for all registers
 75
                  FOR i IN 0 TO 31 LOOP
 76
                     register_array(i) <= CONV_STD_LOGIC_VECTOR( i, 32 );
 77
 78
                         -- Write back to register - don't write to register 0
     4
 79
              ELSIF RegWrite = '1' AND write register address /= 0 THEN
                register array( CONV INTEGER( write register address)) <= write data;
80
81
              END IF;
82
              --Pipelining
              read_data_1 <= read_data 1 IDEX;
83
84
              read data 2 <= read data 2 IDEX;
 85
              Sign_extend <= Sign_extend_IDEX;
86
              Jump Offset <= Jump Offset IDEX;
 87
              write_register_address_EXMEM <= write_register_address_IDEX;
 88
              write_register_address_MEMWB <= write_register_address_EXMEM;</pre>
 89
               write_register_address <= write_register_address_MEMWB;
 90
           END PROCESS;
    END behavior;
 91
```

Code for Decode stage of the pipeline.

```
📮 -- Execute module (implements the data ALU and Branch Address Adder
        -- for the MIPS computer)
         LIBRARY IEEE;
         USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
         USE IEEE.STD_LOGIC_SIGNED.ALL;
       FENTITY Execute IS
               PORT ( Zero
                                                        : OUT STD_LOGIC; -- IF
                           ALU_Result_MEM : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- MEM ALU_result_WB : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- WB
10
                                                    : OUT STD_LOGIC_VECTOR( 7 DOWNTO 0 ); -- IF
                            Add Result
                            -- Adding Jump_Result to allow for Jump command
                           14
                           Read_data_1 : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Read_data_2 : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Sign_extend : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
15
16
17
18
                           ALUOp : IN STD_LOGIC_VECTOR( 1 DOWNTO 0 );
ALUOp_out : OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 );
19
                            --Added Jump_Offset input to calculate jump value
                           Jump Offset : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
ALUSTC : IN STD_LOGIC;
PC_plus_4 : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
23
24
                           PC_plus_4 : IN STD_LOGIC_VEC
ALU_ctl_out : OUT STD_LOGIC_VECT
clock, reset : IN STD_LOGIC );
25
                                                   : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
26
        END Execute;
27
28
29
       ARCHITECTURE behavior OF Execute IS
         SIGNAL ALU_output_mux : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL ALU_output_mux : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL Branch_Add : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
--Added Jump_Add for processing of jump address
30
31
32
33
         SIGNAL Jump Add : STD LOGIC VECTOR( 7 DOWNTO 0 );
SIGNAL ALU_ctl : STD_LOGIC_VECTOR( 2 DOWNTO 0 );
34
35
         SIGNAL ALU_et1 : STD_LOGIC VECTOR( 2 DOWNTO 0 SIGNAL ALU_EXMEM : STD_LOGIC; STD_LOGIC; SIGNAL ALU_Result_EXMEM : STD_LOGIC_VECTOR( 31 DOWNTO 0 ); SIGNAL ALU_Result_EXMEM : STD_LOGIC_VECTOR( 7 DOWNTO 0 ); SIGNAL Jump_result_EXMEM : STD_LOGIC_VECTOR( 7 DOWNTO 0 ); SIGNAL Function_opcode : STD_LOGIC_VECTOR( 5 DOWNTO 0 );
36
37
38
40
        SIGNAL Function_opcode
41
42
       BEGIN
43
               Ainput <= Read_data_1;
44
                                                - ALU input mux
45
                Binput <= Read_data_2
                     WHEN ( ALUSrc = '0' )
46
47
                      ELSE Sign_extend( 31 DOWNTO 0 );
48
                                              -- Define function opcode source--
49
               Function_opcode <= Sign_extend(5 DOWNTO 0);
-- Generate ALU control bits
50
51
               ALU_ctl(0) <= ( Function_opcode(0) OR Function_opcode(3)) AND ALUOp(1); --add or subu? and r-type
```

```
52
53
54
            ALU_ctl(0) <= ( Function_opcode(0) OR Function_opcode(3)) AND ALUOp(1); --add or subu? and r-type ALU ctl(1) <= ( NOT Function opcode(2)) OR (NOT ALUOp(1)); -- not sub or not r-t
                                                                                                               -- not sub or not r-type
             ALU_ctl(2) <= ( Function_opcode(1) AND ALUOp(1)) OR ALUOp(0);
                                                                                                             -- r-type or branch and addu
55
56
                                    -- Generate Zero Flag
            Zero_EXMEM <= '1'
                 WHEN ( ALU_output_mux( 31 DOWNTO 0 ) = X"00000000" )
ELSE '0';
58
59
                                    -- Select ALU output
61
            ALU_result_EXMEM <= X"0000000" & B"000" & ALU_output_mux(31)

WHEN ALU_ctl = "111"

ELSE ALU_output_mux(31 DOWNTO 0);
63
64
            -- Adder to compute Branch Address
Branch_Add <= PC_plus_4( 9 DOWNTO 2 ) + Sign_extend( 7 DOWNTO 0 ) ;
Add_Result_EXMEM <= Branch_Add( 7 DOWNTO 0 );
68
69
                                     -- NEW CODE Adder to compute Jump Address
            Jump_Add <= PC_plus_4(9 DOWNTO 2) + Jump_Offset(9 DOWNTO 2);
Jump_result_EXMEM <= Jump_Add(7 DOWNTO 0);
71
72
74
75
             -- FOR TESTING
            ALUOp_out <= ALUOp;
             ALU_ctl_out <= ALU_ctl;
77
78
      PROCESS ( ALU ctl, Ainput, Binput )
                               -- Select ALU operation
81
            CASE ALU ctl IS
                                    -- ALU performs ALUresult = A_input AND B_input
                 WHEN "000" => ALU_output mux <= Ainput AND Binput;
-- ALU performs ALUresult = A_input OR B_input
                 WHEN "001" => ALU_output_mux <= Ainput OR Binput;
-- ALU performs ALUresult = A_input + B_input
                 WHEN "010" => ALU_output_mux <= Ainput + Binput;
                 -- ALU performs ?

WHEN "011" => ALU output mux <= X"00000000";
                                     -- ALU performs :
                 WHEN "100" => ALU_output_mux <= X"00000000";
-- ALU performs ?
91
93
                 WHEN "101" => ALU_output_mux <= X"000000000";</pre>
                                     -- ALU performs ALUresult = A input - B input
                  WHEN "110" => ALU_output_mux <= Ainput - Binput;
                   92
                                                            -- ALU performs ?
                                       WHEN "101" => ALU_output_mux <= X"000000000";
                   93
                                                              -- ALU performs ALUresult = A_input - B_input
                   94
                                       WHEN "110" => ALU_output_mux <= Ainput - Binput;
                   95
                                                            -- ALU performs SLT
                   96
                                       WHEN "111" => ALU_output_mux <= Ainput - Binput;
WHEN OTHERS => ALU_output_mux <= X"00000000";
                   97
                   98
                   99
                                 END CASE:
                  100
                             END PROCESS;
                         PROCESS
                  102
                                  BEGIN
                  103
                                       WAIT UNTIL clock'EVENT AND clock = '1';
                 104
                                                  --Pipelining
                  105
                                                  ALU Result MEM <= ALU Result EXMEM;
                 106
                                                  ALU_Result_MEMWB <= ALU_Result_EXMEM;
                                                  ALU_Result_WB <= ALU_Result_MEMWB;
Add_Result <= ADD_Result_EXMEM;
                  107
                 108
                                                  Zero <= Zero_EXMEM;</pre>
                 109
                                                  Jump_result <= Jump_result_EXMEM;</pre>
                            END PROCESS:
                          END behavior;
```

Code for Execute stage of the pipeline.

```
-- control module (implements MIPS control unit)
             LIBRARY IEEE;
             USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_SIGNED.ALL;
          ENTITY control IS
                PORT (
Opcode
                    Opcode : IN STD_LOGIC_VECTOR( 5 DOWNTO 0 );
Opcode_out : OUT STD_LOGIC_VECTOR( 5 DOWNTO 0 );
RegDst : OUT STD_LOGIC; -- ID
ALUSrc : OUT STD_LOGIC; -- EX
                                       : OUT STD_LOGIC; -- WB
: OUT STD_LOGIC; -- WB
13
14
15
16
17
18
19
20
21
                     MemtoReg
                     RegWrite
                                        : OUT STD_LOGIC; -- MEM
: OUT STD_LOGIC; -- MEM
: OUT STD_LOGIC; -- IF
                     MemRead
                     MemWrite
                    Branch : OUT SID_DOGIC; -- IF

--Added branch on not equal and Jump

Branch_Not_Equal : OUT SID_LOGIC; -- IF

Jump : OUT SID_LOGIC; -- IF

ALUop : OUT SID_LOGIC ; -- IF

ALUop : OUT SID_LOGIC VECTOR( 1 DOWNTO 0 ); -- EX

clock, reset : IN SID_LOGIC );
22
23
24
25
26
27
28
29
30
31
          ARCHITECTURE behavior OF control IS
                     SIGNAL R_format, Lw, Sw, Beq, Bne, J, RegDst_IDEX, ALUSrc_IDEX : STD_LOGIC;
SIGNAL MemtoReg_IDEX, MemtoReg_EXMEM, MemtoReg_MEMWB, RegWrite_IDEX, RegWrite_EXMEM, RegWrite_MEMWB : STD_LOGIC;
                     SIGNAL MemRead IDEX, MemRead EXMEM, MemWrite IDEX, MemWrite EXMEM : STD LOGIC;
SIGNAL Branch_IDEX, Branch_EXMEM, Branch_Not_Equal_IDEX, Branch_Not_Equal_EXMEM, Jump_IDEX, Jump_EXMEM
SIGNAL ALUOp_IDEX : STD_LOGIC_VECTOR( 1 DOWNTO 0);
32
33
34
35
36
37
38
                    39
40
41
                  Beq <= '1' WHEN Opcode = "000100" ELSE '0';
-- Adding Branch on not equal (Bne) and Jump (J) based on opcode
Bne <= '1' WHEN Opcode = "000101" ELSE '0';
J <= '1' WHEN Opcode = "000010" ELSE '0';
42
43
44
```

```
-- Adding Branch on not equal (Bne) and Jump (J) based on opcode
          Bne <= '1' WHEN Opcode = "000101" ELSE '0';

J <= '1' WHEN Opcode = "000010" ELSE '0';
44
45
         RegDst_IDEX <= R_format;
ALUSrc_IDEX <= Lw OR Sw;
MemtoReg_IDEX <= Lw;
RegWrite_IDEX <= R_format OR Lw;
MemRead_IDEX <= Lw;
     RegDst_IDEX
ALUSrc_IDEX
MemtoReg_IDEX
RegWrite_IDEX
MemRead_IDEX
MemWrite_IDEX
Branch_IDEX
--Control unit
Branch_Not_Equa
Jump_IDEX
ALUOp_IDEX( 1 )
46
47
48
49
50
                                 <= Sw;
51
         Gentrol unit out for Branch on Branch_Not_Equal_IDEX <= Bne;
Jump_IDEX <= J.
ALUOn_IDEX
                                  <= Beq;
52
53
           --Control unit out for Branch on not equal and Jump
54
           55
56
57
58 PROCESS
           BEGIN
60
                WAIT UNTIL clock'EVENT AND clock = '1';
61
                 --Pipelining
62
               RegDst <= RegDst_IDEX;</pre>
63
               ALUSrc <= ALUSrc_IDEX;
64
               MemtoReg_EXMEM <= MemtoReg_IDEX;</pre>
               MemtoReg_MEMWB <= MemtoReg_EXMEM;</pre>
65
66
               MemtoReg <= MemtoReg_MEMWB;</pre>
               RegWrite EXMEM <= RegWrite_IDEX;
67
68
               RegWrite MEMWB <= RegWrite EXMEM;
               RegWrite <= RegWrite MEMWB;
70
               MemRead EXMEM <= MemRead IDEX;</pre>
71
               MemRead <= MemRead EXMEM;</pre>
72
               MemWrite_EXMEM <= MemWrite_IDEX;
73
               MemWrite <= MemWrite EXMEM;
               Branch_EXMEM <= Branch_IDEX;
74
75
               Branch <= Branch_EXMEM;
76
               Branch_Not_Equal_EXMEM <= Branch_Not_Equal_IDEX;
77
               Branch_Not_Equal <= Branch_Not_Equal_EXMEM;
78
                Jump_EXMEM <= Jump_IDEX;</pre>
79
                 Jump <= Jump EXMEM;
80
                 ALUOp <= ALUOp IDEX;
81
            END PROCESS;
     END behavior;
```

Code for Control, part of the Execute stage of the pipeline.

```
巨
                           -- Dmemory module (implements the data
2
                              -- memory for the MIPS computer)
3
      LIBRARY IEEE;
      USE IEEE.STD LOGIC 1164.ALL;
      USE IEEE.STD_LOGIC_ARITH.ALL;
    USE IEEE.STD LOGIC SIGNED.ALL;
      LIBRARY altera mf;
      USE altera mf.altera mf components.all;
10 ENTITY dmemory IS
                                        : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- WB
11 PORT ( read_data
               address
                 address
write_data
                                             : IN STD LOGIC VECTOR ( 7 DOWNTO 0 );
                                        : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
13
14
              MemRead, Memwrite : IN STD_LOGIC;
                                        : IN STD_LOGIC );
15
              clock,reset
    END dmemory;
16
17
   ARCHITECTURE behavior OF dmemory IS
18
    SIGNAL write_clock : STD_LOGIC;
SIGNAL read_data_MEMWB : STD_LOGIC_VECTOR( 31 DOWNTO 0);
19
20
21
   BEGIN
22
          data_memory : altsyncram
23
          GENERIC MAP (
              operation_mode => "SINGLE_PORT",
24
25
             width a \Rightarrow 32,
26
             widthad_a => 8,
27
             lpm type => "altsyncram",
28
             outdata_reg_a => "UNREGISTERED",
29
             init file => "Lab07memory.mif",
             intended_device_family => "Cyclone"
30
31
   Ē
32
         PORT MAP (
33
             wren a => memwrite,
              clock0 => write_clock,
34
35
              address_a => address,
              data_a => write_data,
36
37
              q a => read data MEMWB );
      -- Load memory address register with write clock
38
39
              write_clock <= NOT clock;
40
41 PROCESS
42
              BEGIN
                  WAIT UNTIL ( clock'EVENT ) AND ( clock = 'l' );
43
44
                  -- Added for pipelining
45
                  read_data <= read_data_MEMWB;
          END PROCESS;
46
     END behavior;
47
```

Code for the Memory portion of the pipeline.