To: Dr. John Hutson From: Jonathan Gusler

Date: 3/27/2019

Subject: Data Forwarding in the MIPS Processor

The previous lab, Lab 07, turned the single cycle processor used in prior labs into a pipelined processor. Pipelining introduces new problems, called hazards, that were addressed in this lab, particularly Data Hazards. To handle hazards, data is moved out of pipeline order so the data will be where it needs to be when it needs to be there. New hardware was added to detect hazards, route data, and select data inputs according to the specific hazard detected. This new hardware only detects hazards that affect AND, OR, SUB, and ADD instructions.

This lab builds continues from the processor used in Lab 7, [1]. This lab requires knowledge of pipelining and why and what kind of hazards are produced as a byproduct of pipelining a processor. This lab is based off Exercise #9 in Chapter 14 Section 12 of *Rapid Prototyping of Digital Systems*, *SOPC Edition* by Hamblen and Furman [2].

Two hazard detection units were implemented, each handling different hazards. One was put into the decode stage and detected the occurrence of reading from the same register that was being written to. The unit could change the data output from the decode stage to come from the result of an instruction 3 instructions ago. The code for the detection unit, *Figure 1*, and the multiplexers (muxes), *Figure 2*, are shown respectively.

```
--This forwarding logic unit checks for reading from a register that is being written to
-- due to a previous intstruction. selectWBA and selectWBB are selects for two muxes

PROCESS ( Regwrite, write_register_address_MEMWB, read_register_1_address, read_register_2_address ) IS

BEGIN

IF (Regwrite = '1' AND write_register_address_MEMWB = read_register_1_address AND read_register_1_address /= "0000") THEN

selectWBA <= '1';

ELSE

selectWBA <= '0';

END IF;

IF (Regwrite = '1' AND write_register_address_MEMWB = read_register_2_address AND read_register_2_address /= "0000") THEN

selectWBB <= '1';

ELSE

selectWBB <= '1';

ELSE

selectWBB <= '0';

END IF;

END IF;

END PROCESS;
```

Figure 1: Detection unit in the decode stage outputting control signal to the muxes.

```
-- Read Register 1 Operation including forwarding capability
read_data_1_IDEX <= register_array( CONV_INTEGER( read_register_1_address ) )
WHEN selectWBA = '0' ELSE ALU_Result;

-- Read Register 2 Operation including forwarding capability
read_data_2_IDEX <= register_array( CONV_INTEGER( read_register_2_address ) )
WHEN selectWBB = '0' ELSE ALU_Result;
```

Figure 2: Code for muxes receiving control signal to select between registers and previous instruction result.

The second hazard detection unit was put into the execute stage, along with two muxes, one for each ALU input. This detection unit could change the data input to the ALU to either be from the decode stage, the previous instruction, or two instructions ago, depending on the specifics of the hazard detected. The code for the detection unit, *Figure 3*, and the multiplexers (muxes), *Figure 4*, are shown respectively.

```
--FORWARDING UNIT, control signals for ALU input muxes
-- If forwardA_ctl = 00 the first ALU operand comes from the register file
-- If forwardA_ctl = 10 the first ALU operand comes from the previous ALU result
-- If forwardA_ctl = 01 the first ALU operand comes from data memory or an earlier ALU result
-- Same rules apply respectively to forwardB_ctl

PROCESS( Regwrite_1, write_register_address_forwarding_1, IF_ID_RegisterRs, write_register_address_forwarding_2) IS

BEGIN

IF (Regwrite_1 = '1' AND write_register_address_forwarding_1 /= "0000" AND write_register_address_forwarding_1 = IF_ID_RegisterRs) THEN
FORWARD_CT = '10';

ELSIF (Regwrite_1 = 1' AND write_register_address_forwarding_2 /= "0000"

AND write_register_address_forwarding_1 /= IF_ID_RegisterRs AND write_register_address_forwarding_2 = IF_ID_RegisterRs) THEN
FORWARD_CT = '1';

FORWARD_CT = '1' AND Regwrite_1 = '0') THEN
FORWARD_CT = '1' AND Regwrite_1 = '0') THEN
FORWARD_CT = '1' AND write_register_address_forwarding

END PROCESS(
Regwrite_1, write_register_address_forwarding_1 /= "0000" AND write_register_address_forwarding_1 = IF_ID_RegisterRt) THEN
FORWARD_CT = '1' AND write_register_address_forwarding_2 /= "0000"

AND write_register_address_forwarding_1 /= IF_ID_RegisterRt AND write_register_address_forwarding_2 = IF_ID_RegisterRt) THEN
FORWARD_CT = '1' AND Regwrite_1 = '1' AND Regwrite_1 = '0') THEN
FORWARD_CT = '1' AND Regwrite_1 = '0') THEN
FORWARD_CT = '1' AND Regwrite_1 = '0') THEN
FORWARD_CT = '00';
FORWARD_CT = '00
```

Figure 3: Detection unit in the execute stage outputting control signals to the muxes.

```
--ForwardA MUX

PROCESS ( ForwardA_ctl)

BEGIN

CASE ForwardA_ctl IS

WHEN "00" => ForwardA_out <= read_data_1; --source is registers

WHEN "01" => ForwardA_out <= write_data_forwarding; -- source is MEMWB

WHEN "10" => ForwardA_out <= ALU_result_MEMWB; --source is ALU result

WHEN "11" => ForwardA_out <= read_data_1; -- should never happen

END CASE;

END PROCESS;
--ForwardB MUX

PROCESS ( ForwardB_ctl IS

WHEN "00" => ForwardB_out <= read_data_2; --source is registers

WHEN "01" => ForwardB_out <= write_data_forwarding; -- source is MEMWB

WHEN "10" => ForwardB_out <= ALU_result_MEMWB; --source is ALU result

WHEN "11" => ForwardB_out <= read_data_2; --should never happen

END CASE;

END PROCESS;
```

Figure 4: Code for ALU input muxes selecting data from different pipeline stages.

To test the new hardware, a new program, *Figure 5*, was created involving only AND, SUB, OR, and ADD instructions that covers all the hazard possibilities that the current hardware can detect.

```
-- MIPS Instruction Memory Initialization File
Depth = 256;
Width = 32;
Address_radix = HEX;
Data radix = HEX;
Content
Begin
-- Use NOPS for default instruction memory values
   [00..FF]: 00000000; -- nop (sll r0,r0,0)
-- Place MIPS Instructions here
-- Note: memory addresses are in words and not bytes
-- i.e. next location is +1 and not +4
    00: 00220820;
                    -- add $1, $1, $2
                    -- add $1, $1, $3
    01: 00230820;
    02: 00240820; -- add $1, $1, $4
    03: 00C72822; -- sub $5 , $6, $7 ; normal
04: 00A94025; -- or $8 , $5, $9 ; input A uses previous instruction
    05: 00AB5024:
                    -- and $10, $5, $11 ; input A uses next to last instruction
    06: 016A4820; -- add $9, $11, $10 ; input B uses previous instruction
                    -- add $3, $4, $10 ; input B uses next to last instruction
    07: 008A1820:
                    -- sub $8, $3, $9 ; input B uses next to last intstruction and input A uses previous instruction
    08: 00694022;
                                          ; input A uses next to last intstruction and input B uses previous instruction ; both inputs use next to last instruction
                    -- or $7, $3, $8
    09: 00683825:
                    -- and $1, $7, $7
    OA: 00E70824;
                    -- and $2, $7, $7 ; both inputs use previous instruction -- add $2, $7, $7 ; test decode muxes
    OB: 00E71024:
    OC: 00E71020;
End;
```

Figure 5: New program to test all hazard possibilities.

**Error! Reference source not found.** describes each of the relevant signals in the following analyses. An analysis of each instruction is shown starting after **Error! Reference source not found.**.


Signal Name	Descriptor
Clock	Clock signal, 80ns period
Reset	Reset signal to start system
PC	Program Counter
Instruction	MIPS instruction in hex
SelectWBA	Mux control signal for data 1 output from decode
SelectWBB	Mux control signal for data 2 output from decode
Read data 1	Data 1 output from decode to execute
Read data 2	Data 1 output from decode to execute
ForwardA ctl	Mux control signal for ALU input 1
ForwardB ctl	Mux control signal for ALU input 2
Ainput	Mux output into ALU input A
Binput	Mux output into ALU input B*
ALU result	ALU result
Write data	Data being written to register in decode
Regwrite	Regwrite signal to allow register writing
IF ID RegisterRs	MIPS instruction component Rs
IF ID RegisterRt	MIPS instruction component Rt

<sup>\*</sup>This signal goes into another mux that selects between Binput and Sign extend which then goes into the ALU

Table 1: Relevant signals for hardware simulation.

Instruction: add \$1, \$1, \$2

Hazard: No hazard because RegWrite is low.



Instruction: add \$1, \$1, \$3

Hazard: No hazard because Regwrite is low.




Instruction: add \$1, \$1, \$4

Hazard: Read and write are same register, forward write data to read data.




Instruction: sub \$5, \$6, \$7

Hazard: No hazard because doesn't need previous instructions' results.




Instruction: or \$8, \$5, \$9

Hazard: Hazard in Rs, need previous instruction result.



Instruction: and \$10, \$5, \$11

Hazard: Hazard in Rs, need result from 2 instructions ago.




Instruction: add \$9, \$11, \$10

Hazard: Hazard in Rt, need result from previous instruction.




Instruction: add \$3, \$4, \$10

Hazard: Hazard in Rt, need result from 2 instructions ago.




Instruction: sub \$8, \$3, \$9

Hazard: Hazard in Rt, need result from 2 instructions ago. Hazard in Rs, need to use prior instruction's result. 720,0 ns 760,0 ns 800<sub>:</sub>0 ns 840,0 ns 880,0 ns 920,0 ns 960,0 ns 1.0 us 1.04 us 1.08 us



Instruction: or \$7, \$3, \$8



Instruction: and \$1, \$7, \$7

IF\_ID\_RegisterRt\_out


09

08

Hazard: Hazard in Rt and Rs, both use prior ALU result. lu ) ns 760.0 ns 800,0 ns 840,0 ns 880,0 ns 920<sub>.</sub>0 ns 960,0 ns 1.08 us 1.12 us 1.0 us 1.04 us 1.16 us 1.2 us 1.24 us 1.28 us 1.32 us 1.36 us 1.4 us 1.44 us clock Instruction reset 038 040 044 00683825 00E70824 00E71020 Instruction out selectWBA out First data value out of decode second data selectWBB\_out н 000004 value out of 00000007 read\_data\_1\_out ForwardA and ForwardB to use prior ALU result. read\_data\_2\_out 00000009 decode ForwardA\_ctl\_out B. 01 01 ForwardB ctl out 10 10 Inputs to ALU Ainput\_out н 1000004 000000F 0000000F FFFFFFF 00000000 FFFEFFF X н 0000000В 00000016 FFFFFFF9 EFFFFFF FFFFFFF 00000000 Binput\_out **ALU Result** н 000016 000000F FFFFFFF9 00000000 ALU\_result\_out FFFFFFF FFFFFFE 00000016 000000F FFFFFF9 00000000 write data out Memwrite\_out Reading registers \$7 and \$7 Regwrite\_out 04 03 07 IF\_ID\_RegisterRs\_out H

00

Instruction: and \$2, \$7, \$7



Instruction: add \$2, \$7, \$7

IF\_ID\_RegisterRt\_out

09

08

Hazard: Hazard in Rt and Rs in decode stage, both use result from 3 instructions ago. 800,0 ns 840,0 ns 880,0 ns 920,0 ns 960,0 ns 1.0 us 1.04 us 1.12 us 1.16 us 1.2 us 1.24 us 1.28 us 1.32 us 1.36 us 1.4 us 1.44 us clock Instruction reset 040 PC н 020 First data value out of decode 00E71020 н рб94022 00E71024 Instruction out Both high because selecting ForwardA and B accept selectWBA\_out input from decode data from 3 instructions ago selectWBB out н 000004 00000007 read\_data\_1\_out 00000009 FFFFFFF 00000007 read\_data\_2\_out ForwardA\_ctl\_out second data B. 01 00 ForwardB ctl out 01 value out of FFFFFFF Ainput\_out н 1000004 000000F 0000000F decode Inputs to ALU FFFFFFF н 0000000В 00000016 FFFFFFF9 FFFFFFF Binput\_out н 000016 000000F FFFFFFF9 FFFFFFF FFFFFFE ALU\_result\_out **ALU Result** 00000016 0000000F FFFFFF9 FFFFFFF 00000000 write data out Memwrite\_out Reading registers \$7 and \$7 Regwrite\_out 04 03 07 IF\_ID\_RegisterRs\_out H

The analysis shows that the hazard detection units work properly, forwarding the correct data when it needs to be there. These detection units do not cover any branching or jumping, which will be addressed in the next lab. All the code is shown in Appendix A.

# References

- [1] J. Gusler, "Lab 07".
- [2] H. F. Hamblen, in Rapid Prototyping of Digital Systems, SOPC Edition, p. Section 14.

## Appendix A

```
□-- Ifetch_module (provides the PC and instruction
         L--memory for the MIPS computer)
LIBRARY IEEE;
 3
            USE IEEE.STD_LOGIC_1164.ALL;
 4
  5
            USE IEEE.STD_LOGIC_ARITH.ALL;
 6
7
            USE IEEE.STD_LOGIC_UNSIGNED.ALL;
            LIBRARY altera_mf;
 8
            USE altera_mf.altera_mf_components.all;
 9
10
        □ENTITY Ifetch IS
                            SIGNAL Instruction : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- ID STGNAL PC_plus_4_out : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0 ); -- EX -- PC_out goes nowhere, just used as out, will need it later for stalls SIGNAL PC_out : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0 ); SIGNAL Add_result : IN STD_LOGIC_VECTOR( 7 DOWNTO 0 );
               PORT( SIGNAL Instruction
11
12
13
14
15
16
                              -Added Jump_result value
                            SIGNAL Jump_result : IN STD_LOGIC_VECTOR( 7 DOWNTO 0 );
SIGNAL Branch : IN STD_LOGIC;
17
18
                             --Added BNE and Jump inputs
19
20
21
                            SIGNAL Branch_Not_Equal : IN STD_LOGIC;
SIGNAL Jump : IN STD_LOGIC;
22
                            SIGNAL Zero : IN STD_LOGIC;
SIGNAL clock, reset : IN STD_LOGIC);
23
24
          END Ifetch;
25
26
27
        □ARCHITECTURE behavior OF Ifetch IS
                 SIGNAL Instruction_IFID : STD_LOGIC_VECTOR(31 DOWNTO 0 );
SIGNAL PC, PC_plus_4_IFID, PC_plus_4_IDEX : STD_LOGIC_VECTOR( 9 DOWNTO 0 );
SIGNAL next_PC, Mem_Addr : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
28
29
30
        FIBEGIN
31
                                             --ROM for Instruction Memory
32
           inst_memory: altsyncram
33
34
                 GENERIC MAP (
                       operation_mode => "ROM",
35
36
                       width_a => 32,
                      widthad_a => 8,
lpm_type => "altsyncram",
outdata_reg_a => "UNREGISTERED",
init_file => "Lab08program.MIF",
intended_device_family => "Cyclone"
37
38
39
40
41
42
                 PORT MAP (
43
44
                      clock0
                                           => clock,
45
                                           => Mem_Addr
                       address_a
                                            => Instruction );
46
                       q_a
47
                      -- Instructions always start on word address - not byte
PC(1 DOWNTO 0) <= "00";</pre>
48
49
50
50
51
                                -- copy output signals - allows read inside module
52
53
54
                  PC_out
55
56
57
58
                                    -- send address to inst. memory address register
                  Mem_Addr <= Next_PC;</pre>
                  -- Adder to increment PC by 4 
 PC_plus_4_IFID( 9 DOWNTO 2 ) <= PC( 9 DOWNTO 2 ) + 1; 
 PC_plus_4_IFID( 1 DOWNTO 0 ) <= "00";
59
60
61
62
                  -- Mux to select Branch Address or PC + 4

Next_PC <= X"00" WHEN Reset = '1'

--Added BNE = '1' AND Zero = '0' to allow branch on not equal

ELSE Add_result WHEN ( ( Branch = '1' ) AND ( Zero = '1' )

OR ((Branch_Not_Equal = '1') AND (Zero = '0'))

--Added lump
63
64
65
66
67
68
                    -Added Jump

ELSE Jump_result WHEN (Jump = '1')

ELSE PC_plus_4_IFID( 9 DOWNTO 2 );
69
70
71
72
73
74
75
76
77
78
79
                       WAIT UNTIL ( clock'EVENT ) AND ( clock = '1' );
IF reset = '1' THEN
PC( 9 DOWNTO 2) <= "00000000";
       ₽
                      ELSE PC( 9 DOWNTO 2 ) <= next_PC;
                       END IF;
-- Added for pipelining
PC_plus_4_IDEX <= PC_plus_4_IFID;
PC_plus_4_out <= PC_plus_4_IDEX;</pre>
              END PROCESS;
        END behavior;
```

```
-- Idecode module (implements the register file for
                  LIBRARY IEEE; -- The MIPS computer)
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
     3
           8
   9
10
  11
12
13
14
15
  16
17
  18
19
20
21
22
23
24
25
26
27
28
29
                                          --For TESTING PURPOSES
selectWBA_out :OUT STD_LOGIC;
selectWBB_out :OUT STD_LOGIC;
   30
31
32
33
34
35
36
37
38
39
40
41
                                           clock,reset : IN STD_LOGIC );
                   END Idecode;
              □ ARCHITECTURE behavior OF Idecode IS | TYPE register_file IS ARRAY ( 0 TO 31 ) OF STD_LOGIC_VECTOR( 31 DOWNTO 0 );
                          SIGNAL register_array : register_file;
SIGNAL write_register_address : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL write_register_address_IDEX : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL write_register_address_EMMEM : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL write_register_address_MEMWB : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
   42
                         SIGNAL write_register_address_MEMWB
SIGNAL vrite_data
SIGNAL read_register_1_address
SIGNAL read_register_2_address
SIGNAL write_register_address_1
SIGNAL write_register_address_0
SIGNAL Instruction_immediate_value
SIGNAL read_data_1_IDEX
SIGNAL read_data_2_IDEX
SIGNAL Sign_extend_IDEX
SIGNAL read_data_1_IDEX
SIGNAL read_data_2_IDEX
SIGNAL read_data_2_IDEX
SIGNAL Sign_extend_IDEX
SIGNAL Sign_extend_IDEX
SIGNAL Sign_extend_IDEX
SIGNAL Jump_Offset_IDEX
                                                                                                                      : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
STD_LOGIC_VECTOR( 31 DOWNTO 0 );
STD_LOGIC_VECTOR( 4 DOWNTO 0 );
STD_LOGIC_VECTOR( 15 DOWNTO 0 );
STD_LOGIC_VECTOR( 31 DOWNTO 0 );
  44
45
46
47
48
  49
50
51
52
50
   51
52
53
54
55
56
                          SIGNAL Jump_Offset_IDEX
-- added for forwarding
SIGNAL selectWBA
SIGNAL selectWBB
  57
58
59
              BEGIN
                         read_register_1_address <= Instruction( 25 DOWNTO 21 );
read_register_2_address <= Instruction( 20 DOWNTO 16 );
write_register_address_1 <= Instruction( 15 DOWNTO 11 );
write_register_address_0 <= Instruction( 20 DOWNTO 16 );
Instruction_immediate_value <= Instruction( 15 DOWNTO 0 );
 60
61
 62
63
64
65
66
67
68
                          -- Read Register 1 Operation including forwarding capability read_data_1_IDEX <= register_array( CONV_INTEGER( read_register_1_address ) ) WHEN selectWBA = '0' ELSE write_data;
                         -- Read Register 2 Operation including forwarding capability
read_data_2_IDEX <= register_array( CONV_INTEGER( read_register_2_address ) )
WHEN selectWBB = '0' ELSE write_data;</pre>
 69
70
71
72
73
74
75
76
77
78
79
80
                          -- Sign Extend 16-bits to 32-bits
Sign_extend_IDEX <= X"0000" & Instruction_immediate_value
WHEN Instruction_immediate_value(15) = '0'
ELSE X"FFFF" & Instruction_immediate_value;
  81
  82
 83
84
85
86
                          -- Jump_Offset for jump calculation
Jump_Offset_IDEX <= Instruction( 7 DOWNTO 0) & "00";</pre>
 87
88
89
90
91
                          --FOR TESTING PURPOSES
selectWBA_out <= selectWBA;
selectWBB_out <= selectWBB;
 92
93
94
95
96
97
                               for forwarding purposes
                          write_data_forwarding <= write_data;
write_register_address_forwarding_2 <= write_register_address; -- newer instruction
write_register_address_forwarding_1 <= write_register_address_MEMWB; -- older instruction</pre>
              98
100
```

```
F -- due to a previous intstruction. selectWBA and selectWBB are selects for two muxes

EPROCESS ( RegWrite, write_register_address, read_register_1_address, read_register_2_address ) IS

BEGIN

IF (RegWrite = '1' AND write_register_address = read_register_1_address AND read_register_1_address /= "0000") THEN

SelectWBA <= '1';
99
100
101
102
103
104
105
106
107
108
109
                        -0-40-40-40
                                                      END IF;

IF (Regwrite = '1' AND write_register_address = read_register_2_address AND read_register_2_address /= "0000") THEN selectWBB <= '1';

ELSE
                                                                    selectWBA <= '0';
                                                      selectWBB <= '0';
END IF;</pre>
110
111
112
113
114
115
116
117
118
119
120
                             END PROCESS;
                        PROCESS
                                                    SS

GIN

WAIT UNTIL clock'EVENT AND clock = '1';

IF reset = '1' THEN

-- Unitial register values on reset are register = reg#

-- use loop to automatically generate reset logic

-- for all registers

FOR i IN 0 TO 31 LOOP

register_array(i) <= CONV_STD_LOGIC_VECTOR(i, 32);

END LOOP;

END LOOP;

Write back to register - don't write to register 0

ELSIF Regwrite = '1' AND write_register_address /= 0 THEN

register_array( CONV_INTEGER( write_register_address)) <= write_data;

END IF;

--Pipelining

read_data_1 <= read_data_1_IDEX;

read_data_2 <= read_data_2_IDEX;

sign_extend <= Sign_extend_IDEX;

Jump_Offset <= Jump_Offset_IDEX;

write_register_address_EXMEM <= write_register_address_IDEX;

write_register_address_EXMEM <= write_register_address_EXMEM;

write_register_address <= write_register_address_EXMEM;

write_register_address <= write_register_address_EXMEM;

write_register_address <= write_register_address_EXMEM;

write_registerS <= read_register_1_address;

IE_ID_RegisterRs <= read_register_2_address;

ID_PROCESS:
                                           BEGIN
                        121
122
123
124
125
126
127
128
129
130
131
132
134
135
 138
139
 140
141 - END PROCESS;
142 END behavior;
```

#### Code for Decode stage

```
LIBRAY LEGISTOL 1164, ALI:

USE TEEE.STD_LOGIC_STENED.ALI;

US
```

### Code for Control stage

```
□-- Execute module (implements the data ALU and Branch Address Adder L-- for the MIPS computer)
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_SIGNED.ALL;
                                                                  Execute IS
                                                                         Execute IS
Zero : OUT STD_LOGIC; -- IF
ALU_Result_MEM : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- MEM
ALU_result_WB : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- WB
Add_Result : OUT STD_LOGIC_VECTOR( 7 DOWNTO 0 ); -- IF
-- Adding Jump_Result to allow for Jump command
Jump_result : OUT STD_LOGIC_VECTOR( 7 DOWNTO 0 ); -- IF
Read_data_1 : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Read_data_2 : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Sign_extend : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
ALUOP : IN STD_LOGIC_VECTOR( 1 DOWNTO 0 );
--Added Jump_Offset input to calculate jump value
Jump_Offset : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
ALUSrc : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
ALUSrc : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
-- Used for forwarding
     8
                       FIENTITY
                                           PORT( Zero
10
11
12
13
14
15
16
17
18
19
20
21
22
23
                                                                    Jump_offset
ALUSTC : IN STD_LOGIC;
PC_plus_4 : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
-- Used for forwarding
ALU_RESUlt : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
RegWrite : IN STD_LOGIC;
RegWrite_1 : IN STD_LOGIC;
RegWrite_1 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0);
IF_ID_RegisterRs : IN STD_LOGIC_VECTOR( 4 DOWNTO 0);
Write_data_forwarding : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Write_register_address_forwarding_1 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
Write_register_address_forwarding_2 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
Write_register_address_forwarding_2 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
ALU_OCT_OUT : OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 );
ForwardA_ctl_out : OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 );
ForwardB_ctl_out : OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 );
Binput_out : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Binput_out : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
24
25
26
27
28
29
30
31
32
33
34
35
36
38
39
40
41
                           END Execute:
42
43
44
                       EARCHITECTURE behavior OF Execute IS
                              SIGNAL Ainput, Binput : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL ALU_output_mux : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL Branch_Add : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
--Added Jump_Add for processing of jump address
SIGNAL Jump_Add : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
SIGNAL ALU_ctl : STD_LOGIC_VECTOR( 2 DOWNTO 0 );
SIGNAL ALU_ctl : STD_LOGIC_VECTOR( 2 DOWNTO 0 );
45
46
47
48
49
50
                               SIGNAL Zero_EXMEM
51
                                                                                                                                                            : STD_LOGIC;
: STD_LOGIC_VECTOR( 31 DOWNTO 0 );
                                SIGNAL ALU_Result_EXMEM
52
```

```
SIGNAL ALU_Ctl
SIGNAL Zero_EXMEM
SIGNAL ALU_RESUIT_EXMEM
SIGNAL ALU_RESUIT_EXMEM
SIGNAL AU_RESUIT_EXMEM
SIGNAL Jump_resuiT_EXMEM
SIGNAL Function_opcode
--Used in forwarding
SIGNAL ForwardA_out
SIGNAL ForwardB_out
                                                                                                                                    : STD_LOGIC_VECTOR( 2 DOWNTO 0 );
: STD_LOGIC;
: STD_LOGIC_VECTOR( 31 DOWNTO 0 );
: STD_LOGIC_VECTOR( 31 DOWNTO 0 );
: STD_LOGIC_VECTOR( 7 DOWNTO 0 );
: STD_LOGIC_VECTOR( 7 DOWNTO 0 );
: STD_LOGIC_VECTOR( 5 DOWNTO 0 );
: STD_LOGIC_VECTOR( 31 DOWNTO 0 );
: STD_LOGIC_VECTOR( 31 DOWNTO 0 );
: STD_LOGIC_VECTOR( 4 DOWNTO 0 );
: STD_LOGIC_VECTOR( 1 DOWNTO 0 );
: STD_LOGIC_VECTOR( 1 DOWNTO 0 );
                       BEGIN | Ainput <= ForwardA_out;
                                        Binput <= ForwardB_out
   WHEN ( ALUSrc = '0' )
   ELSE   Sign_extend( 31 DOWNTO 0 );</pre>
                                         -- Define function opcode source--
Function_opcode <= Sign_extend(5 DOWNTO 0);</pre>
                                         -- Generate ALU control bits
ALU_ctl( 0 ) <= ( Function_opcode( 0 ) OR Function_opcode( 3 ) ) AND ALUOp(1 ); -- add or subu? and r-type
ALU_ctl( 1 ) <= ( NOT Function_opcode( 2 ) ) OR (NOT ALUOp( 1 ) ); -- not sub or not r-type
ALU_ctl( 2 ) <= ( Function_opcode( 1 ) AND ALUOp( 1 )) OR ALUOp( 0 ); -- r-type or branch and addu
                                        Zero_EXMEM <= '1'
                                                    WHEN ( ALU_output_mux( 31 DOWNTO 0 ) = X"00000000" ) ELSE '0';
                                         -- Select ALU output
ALU_result_EXMEM <= x"0000000" & B"000" & ALU_output_mux( 31 )
WHEN ALU_ctl = "111"
ELSE ALU_output_mux( 31 DOWNTO 0 );
                                          -- Adder to compute Branch Address
Branch_Add <= PC_plus_4( 9 DOWNTO 2 ) + Sign_extend( 7 DOWNTO 0 );
Add_Result_EXMEM <= Branch_Add( 7 DOWNTO 0 );
                                          -- FOR TESTING
ALUOP_OUT <= ALUOP;
-- FOR TESTING
ALUOP_OUT <= ALUOP;
ALU_Ctl_out <= ALU_Ctl;
Forwards_ctl_out <= Forwards_ctl;
Forwards_ctl_out <= Forwards_ctl;
Ainput_out <= Ainput;
Binput_out <= Binput;
                       ALU_Result <= ALU_result_EXMEM;

--FORWARDING UNIT, control signals for ALU input muxes
-- If forwardA_ctl = 00 the first ALU operand comes from the register file
-- If forwardA_ctl = 10 the first ALU operand comes from the previous ALU result
-- If forwardA_ctl = 01 the first ALU operand comes from data memory or an earlier ALU result
-- Same rules apply respectively to forwards_ctl
-- If forwardA_ctl, write_register_address_forwarding_1, IF_ID_RegisterRs, write_register_address_forwarding_2) IS

BEGIN
-- FORWARDING UNIT, control signals from the previous ALU result
-- If forwardA_ctl, write_register_address_forwarding_1 /= IF_ID_RegisterRs, write_register_address_forwarding_1 = IF_ID_RegisterRs) THEN
-- FORWARDING UNIT, control signals from the previous ALU result
-- If forwardA_ctl = '1' AND write_register_address_forwarding_2 /= '00000'

AND write_register_address_forwarding_1 /= IF_ID_RegisterRs, AND write_register_address_forwarding_2 = IF_ID_RegisterRs) THEN
-- FORWARDING UNIT, control signals from the previous ALU result
-- If forwardA_ctl = '1' AND Regwrite_1 = '0') THEN
-- FORWARDING UNIT, control signals from the register address_forwarding_
-- If forwardA_ctl = '1' AND Regwrite_1 = '0') THEN
-- FORWARDING UNIT, control signals from the register address_forwarding_
-- If forwardA_ctl = '1' AND Regwrite_1 = '0') THEN
-- FORWARDING UNIT, control signals from the register address_forwarding_
-- IT forwardA_ctl = '00'; --normal operation, no forwarding_
-- IT forwardA_ctl = '00'; --normal operation, no forwarding_
-- IT forwardA_ctl = '00'; --normal operation, no forwarding_
-- IT forwardA_ctl = '00'; --normal operation, no forwarding_
-- IT forwardA_ctl = '00'; --normal operation, no forwarding_
-- IT forwardA_ctl = '00'; --normal operation_forwarding_
-- IT forwardA_ctl = '00'; --normal operation_forwarding_forwarding_forwarding_forwarding_forwarding_forward
                     1-0-1-0-1-0
                      FPROCESS( RegWrite_1, write_register_address_forwarding_1, IF_ID_RegisterRt, write_register_address_forwarding_2) IS
                                   1-01-01-0
                        ForwardB_ctl <= "00"; --normal operation, no forwarding
END TF;
END PROCESS;
                                    --ForwardA MUX
PROCESS ( ForwardA_ctl)
BEGIN
                                                       CASE ForwardA_ctl IS
                                                                  SE FORWARDA_Ct! IS
WHEN "00." => FORWARDA_OUT <= read_data_1; --source is registers
WHEN "01." => FORWARDA_OUT <= Write_data_forwards; --source is MEMWB
WHEN "10." => FORWARDA_OUT <= ALU_result_MEMWB; --source is ALU result</pre>
```

```
WHEN "10" => ForwardA_out <= ALU_result_MEMWB; --source is ALU result WHEN "11" => ForwardA_out <= read_data_1; -- should never happen
152
153
154
155
                               END CASE;
                    END PROCESS;
--ForwardB MUX
                    PROCESS (ForwardB_ctl)
BEGIN
156
           ė.
157
158
           CASE ForwardB_ctl IS
                                     WHEN "00" => ForwardB_out <= read_data_2; --source is registers
WHEN "01" => ForwardB_out <= write_data_forwarding; -- source is MEMWB
WHEN "10" => ForwardB_out <= ALU_result_MEMWB; --source is ALU result
WHEN "11" => ForwardB_out <= read_data_2; --should never happen
159
160
161
162
163
                               END CASE;
164
                    END PROCESS;
165
166
167
           PROCESS ( ALU_ctl, Ainput, Binput )
| BEGIN
168
169
                                                Select ALU operation
                    CASE ALU_ctl IS
170
171
172
173
174
175
176
177
                                                -- ALU performs ALUresult = A_input AND B_input

=> ALU_output_mux <= Ainput AND Binput;

-- ALU performs ALUresult = A_input OR B_input

=> ALU_output_mux <= Ainput OR Binput;

-- ALU performs ALUresult = A_input + B_input

=> ALU_output_mux <= Ainput + Binput;
                          WHEN "000"
                          WHEN "001"
                          WHEN "010"
                                                => ALU_output_mux
-- ALU performs ?
                                                -- ALU performs ?
-- ALU performs ?
-- ALU performs ?
-- ALU performs ?
-- ALU performs ?
178
179
                          WHEN "011"
                                                                                         <= x"00000000":
                          WHEN "100"
180
                         <= X"00000000";
181
182
183
184
185
186
187
188
189
                  END CASE;
END PROCESS:
           PROCESS
190
                    BEGIN
191
192
                          WAIT UNTIL clock'EVENT AND clock = '1';
193
                                     --Pipelining
ALU_Result_MEM <= ALU_Result_EXMEM;
194
195
                                     ALU_Result_MEMWB <= ALU_Result_EXMEM;
ALU_Result_wB <= ALU_Result_MEMWB;
Add_Result <= ADD_Result_EXMEM;
Zero <= Zero_EXMEM;
Jump_result <= Jump_result_EXMEM;
196
197
198
199
200
                END PROCESS;
201
202
              END behavior;
```

Code for Execute stage

```
-- Dmemory module (implements the data -- memory for the MIPS computer)
 2 3 4
           LIBRARY IEEE;
           USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
           USE IEEE.STD_LOGIC_SIGNED.ALL;
LIBRARY altera_mf;
  6
           USE altera_mf.altera_mf_components.all;
10
       □ ENTITY dmemory IS
□ PORT( read_data
                                                               : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- WB
: IN STD_LOGIC_VECTOR( 7 DOWNTO 0 );
: IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
: IN STD_LOGIC;
11
12
13
                          address
write_data
14
15
16
17
18
                          MemRead, Memwrite
                          clock,reset
                                                                : IN
                                                                          STD_LOGIC
         END dmemory;
        □ ARCHITECTURE behavior OF dmemory IS

| SIGNAL write_clock : STD_LOGIC;
| SIGNAL read_data_MEMWB : STD_LOGIC_VECTOR( 31 DOWNTO 0);
19
20
21
22
23
        BEGIN
                data_memory : altsyncram
GENERIC MAP (
        24
25
                      operation_mode => "SINGLE_PORT",
                     width_a => 32,
widthad_a => 8,
lpm_type => "altsyncram",
outdata_reg_a => "UNREGISTERED",
init_file => "Lab08memory.mif",
intended_device_family => "Cyclone"
26
27
28
29
30
31
32
          33
34
35
36
37
38
39
40
41
        PROCESS
42
                    BEGIN
43
                          WAIT UNTIL ( clock'EVENT ) AND ( clock = '1' );
-- Added for pipelining
read_data <= read_data_MEMWB;
45
46

    END PROCESS;
    END behavior;
```

#### Code for Memory stage

```
-- Top Level Structural Model for MIPS Processor Core
                 LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
            ENTITY MIPS IS
  6789
                       PORT( reset, clock
-- Output important signals to pins for easy display in Simulator
: OUT STD_LOGIC_VECTOR( 9 DOWNTO 0 );
                                 PC
ALU_result_out, read_data_1_out, read_data_2_out, write_data_out,
Instruction_out, memory_write_data_out, Ainput_out, Binput_out
--Added BNE_out and Jump_out
Branch_out, Zero_out, Memwrite_out, BNE_out, Jump_out,
Regwrite_out, selectWBA_out, selectWBB_out
IF_ID_RegisterRs_out, IF_ID_RegisterRt_out
ForwardA_ctl_out, ForwardB_ctl_out
                                                                                                                                                                                                                             : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
                                                                                                                                                                                                                              : OUT STD_LOGIC;
: OUT STD_LOGIC_VECTOR( 4 DOWNTO 0);
: OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 ));
               END MIPS;
             ARCHITECTURE structure OF MIPS IS
                        COMPONENT Ifetch
                                                Brancii
Zero
PC_out
clock,reset
END COMPONENT;
                          COMPONENT Idecode
                                       ONENT Idecode

PORT( read_data_1 : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
    read_data_2 : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
    Instruction : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
    read_data : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
    RegWrite, MemtoReg: IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
    RegBst : IN STD_LOGIC;
    RegDst : IN STD_LOGIC;
    RegDst : IN STD_LOGIC;
    redded for forwarding
    ALU_Result : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
    --Added for forwarding
    ALU_Result : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
    IF_ID_RegisterRs : OUT STD_LOGIC_VECTOR( 4 DOWNTO 0 ); -- EX
    IF_TD_RegisterRs : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ); -- not pipelined
    write_lata_forwarding : OUT STD_LOGIC_VECTOR( 4 DOWNTO 0 ); -- not pipelined
    write_register_address_forwarding_1 : OUT STD_LOGIC_VECTOR( 4 DOWNTO 0 ); --not pipelined
    write_register_address_forwarding_2 : OUT STD_LOGIC_VECTOR( 4 DOWNTO 0 ); --not pipelined
```

```
51
52
53
54
55
56
57
58
59
60
                                                                                                   clock, reset : IN STD_LOGIC );
                                                    END COMPONENT:
       61
62
63
64
65
66
67
70
71
77
77
77
77
78
79
                                                 COMPONENT control
PORT( Opcode
RegDst
ALUSTC
MemtroReg
                                                                                                                                                                                                          : IN
: OUT
: OUT
: OUT
                                                                                                                                                                                                                                                          STD_LOGIC_VECTOR( 5 DOWNTO 0 );
                                                                                                                                                                                                                                                         STD_LOGIC;
STD_LOGIC;
STD_LOGIC;
                                                                                                                Memtokeg
Regwrite : 00.
--Added for forwarding
                                                                                                                                                                                                                                                         STD_LOGIC;
                                                                                                                                                                                                                                                         STD LOGIC:
                                                                                                                 MemPead
                                                                                                                                                                                                            : OUT
: OUT
: OUT
                                                                                                                                                                                                                                                         STD_LOGIC;
STD_LOGIC;
STD_LOGIC;
                                                                                                                 Memmerite : OUT STD_LOGIC
Branch : OUT STD_LOGIC
--Added branch on not equal and Jump
                                                                                                                  Branch_Not_Equal : OUT
Jump : OUT
                                                                                                                                                                                                                                                        STD_LOGIC;
STD_LOGIC;
                                                                                                                 ALUop : OUT clock, reset : IN
                                                                                                                                                                                                                                                         STD_LOGIC_VECTOR( 1 DOWNTO 0 );
STD_LOGIC );
                                                    END COMPONENT;
       81
82
83
                                                                                                                     Read_data_1 : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Read_data_2 : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Sign_Extend : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
--Function_opcode : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
--Function_opcode : IN STD_LOGIC_VECTOR( 5 DOWNTO 0 ); replaced by sign extend
ALUOP : IN STD_LOGIC_VECTOR( 1 DOWNTO 0 );
--Added Jump_Offset input to calculate jump value
Jump_Offset : IN STD_LOGIC_VECTOR( 1 DOWNTO 0 );
ALUSTC : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
ALUSTC : IN STD_LOGIC;
-- Adding Jump_Result to allow for Jump command
Jump_result : OUT STD_LOGIC_VECTOR( 7 DOWNTO 0 );
-- Used for forwarding
ALU_Result : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
RegWrite, RegWrite_1 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
IF_ID_RegisterRs : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
write_register_address_forwarding_1 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
write_register_address_forwarding_1 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
write_register_address_forwarding_2 : IN STD_LOGIC_VECTOR( 4 DOWNTO 0 );
Forwards_ctl_out : OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 );
Forwards_ctl_out : OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 );
Binput_out : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );

ALU_Result_MEM : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
                             COMPONENT Execute
                                                                                            PORT(
       84
 85
86
87
88
89
90
91
92
93
94
95
96
97
98
 101
100
101
102
103
104
105
106
107
                                                                                                                        ALU_Result_MEM : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
ALU_result_WB : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Add_Result : OUT STD_LOGIC_VECTOR( 7 DOWNTO 0 );
PC_plus_4 : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
clock, reset : IN STD_LOGIC_VECTOR( 9 DOWNTO 0 );
  108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
                                                END COMPONENT;
                                               COMPONENT dmemory
PORT( read_data
address
write_data
MemRead, Memwrite
Clock,reset
                            STD_LOGIC_VECTOR( 31 DOWNTO 0 );
STD_LOGIC_VECTOR( 7 DOWNTO 0 );
STD_LOGIC_VECTOR( 31 DOWNTO 0 );
STD_LOGIC;
STD_LOGIC;
                                                                                                                                                                                           : OUT
: IN
: IN
: IN
: IN
                                              -- declare signals used to connect VHDL components
SIGNAL PC_plus_4 : STD_LOGIC_VECTOR( 9 DOWNTO 0 );
SIGNAL read_data_1 : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL read_data_2 : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL sign_Extend : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL Add_result : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
SIGNAL Add_result wB : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
SIGNAL ALU_result_WB : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL ALU_result_MEM : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL ALUSTC : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL Read_data : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL Branch : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL Branch : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
SIGNAL Branch : STD_LOGIC;
SIGNAL Jump_ result : STD_LOGIC;
SIGNAL Jump_offset : STD_LOGIC;
SIGNAL Jump_offset : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
SIGNAL Regbst : STD_LOGIC_VECTOR( 9 DOWNTO 0 );
SIGNAL Regbst : STD_LOGIC;
SIGNAL Regwrite : STD_LOGIC;
SIGNAL MemWrite : STD_LOGIC;
SIGNAL MemRead : STD_LOGIC;
SIGNAL MemRead : STD_LOGIC;
SIGNAL MemRead : STD_LOGIC,
SIGNAL Instruction : STD_LOGIC_VECTOR( 1 DOWNTO 0 );
SIGNAL Instruction : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
                                                 END COMPONENT;
  127
128
 129
130
131
132
133
134
135
136
 137
138
139
140
141
  142
143
144
145
146
147
148
                                                 --Added for forwarding
SIGNAL Regwrite_1 : STD_LOGIC;
SIGNAL ALU_Result : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
  149
```

```
SIGNAL Regwrite_1 : STD_LOGIC;
SIGNAL ALU_Result : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL IF_ID_RegisterRs : STD_LOGIC_VECTOR( 4 DOWNTO 0);
SIGNAL IF_ID_RegisterRt : STD_LOGIC_VECTOR( 4 DOWNTO 0);
SIGNAL write_data_forwarding : STD_LOGIC_VECTOR( 31 DOWNTO 0 );
SIGNAL write_register_address_forwarding_1 : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
SIGNAL write_register_address_forwarding_2 : STD_LOGIC_VECTOR( 4 DOWNTO 0 );
 150
 151
152
153
  156
157
                                     BEGIN
 158
159
160
                                                                                                                                                    -- copy important signals to output pins for easy
-- display in Simulator
_out <= Instruction;
out <= ALU_result_MEM;
_out <= read_data_1;
_out <= read_data_2;
out <= read_data_WHEN MemtoReg = '1' ELSE ALU_result_WB;
<= Branch:
<= Branch:
                                                                    161
162
  163
  164
165
166
167
                                                                   <= Branch;
 168
169
170
 171
172
173
  174
175
176
177
 178
179
180
                                                       Free Systems of the Symposium of the Symposium of the Systems of t
  181
182
                                         183
  184
  185
186
187
  188
189
190
 191
192
193
                                                                                                                decode
T MAP ( read_data_1 => read_data_1,
    read_data_2 => read_data_2,
    Instruction => Instruction,
    read_data => read_data,
    ALU_Result => ALU_Result,
    IF_ID_RegisterRs => IF_ID_RegisterRs,
    IF_ID_RegisterRt => IF_ID_RegisterRt,
    IF_ID_RegisterRt => IF_ID_RegisterRt,
    IF_ID_RegisterRt => IF_ID_RegisterRt,
    IF_ID_RegisterRt => IF_ID_RegisterRt,
    IF_ID_RegisterRt => IF_ID_RegisterRd,
    IF_ID_RegisterRddress_forwarding_ => write_register_address_forwarding_1,
    write_register_address_forwarding_1 => write_register_address_forwarding_2,
    ALU_result_WB => ALU_result_WB,
    Regwrite => Regwrite,
    MemtoReg => MemtoReg,
    Regbst => Regbst,
    Sign_extend => Sign_extend,
    Jump_Offset => Jump_offset,
    selectWBA_out => selectWBB_out,
    clock => clock,
    reset => reset );
  194
                                                                      ID : Idecode
  195
196
197
                                         ᆸ
 198
199
200
201
200
201
  202
203
 CTL: control
PORT MAP ( Op
                                                                                                                   ontrol
( opcode
RegDst
ALUSTC
MemtoReg
RegWrite
RegWrite
MemRead
MemWrite
                                                                                                                                                                                                                                 => Instruction( 31 DOWNTO 26 ),
                                                                                                                                                                                                             => Instruct
=> RegDst,
=> ALUSrc,
=> MemtoReg,
=> RegWrite,
=> RegWrite,
=> MemRead,
=> MemWrite,
=> Branch,
=> RNE and lump
                                                                                                                      MemWrite
                                                                                                                   Branch => Branch,
--Added signals BNE and Jump
Branch_Not_Equal => Branch_Not_Equal,
Jump => Jump,
ALUOp => ALUOp,
clock => clock,
reset => reset );
                                                                                                                      Branch
                                                                                                          EXE: Execute
                                     Ь
 240
241
242
243
244
245
246
247
248
249
250
251
```

```
Regwrite => Regwrite,
Regwrite_1 => Regwrite_1,
Regwrite_1 => Write_data_forwarding_1,
Refwrite_1 => Regwrite_1,
Regwrite_1 = Regwrite_1,
Regwrite_1 = Regwrite_1,
Regwrite_1 = Regwrite_1,
Regwrite_1 =
```

Code for Mips definition file