

NOTES

- 1) DO NOT POPULATE IS ABBREVIATED AS DNP.
2) NET NAMES ENDING IN "_N" INDICATE ACTIVE LOW LOGIC SIGNAL.
3) DIFFERENTIAL SIGNAL PAIRS ARE IDENTIFIED BY COMMON ROOT
NET NAME ENDING IN "_DP" AND "_DN".



REVISION HISTORY		
REV	DESCRIPTION	DATE
Prev A	Initial Gen 2 Prototype Design Release	DEC 23 2014
Prev B	Gen 2 Second Prototype Release Board outline and hole changes (PWB Rev B) Added U7 (Voltage monitoring control to Vbatt cutoff)	JAN 22 2015
A	New part numbers Added testpoints for CAN, Motor Phases, Battery and 5V power.	MAR 25 2015
B	J1 and J5 changed part number to black color connectors	MAY 26 2015

Table of Contents:
1. Cover Page
2. Processor
3. Motor Driver

Connector List:
J1 = System Interface (pg 2)
J2 = uHDMI Receptacle (pg 3)
J3 = Control Flex Interface (pg 2)
J4 = HDMI Flex Interface (pg 3)
J5 = Motor (pg 2)
J6 = n/a
J7 = Programming Header (pg 2)

Last Reference Designator				
C48	R46	Y1		
D1	SW1			
J7	TP19			
PWB1	U7			


Skipped Reference Designators			
C1-C2	R33		
C20	TP11		
C22			
J6			

RELATED DOCUMENTS
Assembly: 3DG-300-232
Fabrication: 3DG-301-233
Artwork: 3DG-301-233

Designer C. Hinkle, B. Anschutz

Cover Page

AES PROPRIETARY



AUSTIN, TX

Customer:

3DRobotics

Title:

SCH, 3DRG AZ DRIVER


SizeC

Document Number3DG-302-234

RevB

Updated: Tuesday, May 26, 2015 14:57:45

Sheet 1 of 4




NOTE: When the on-chip voltage regulator (VREG) is used, the GPIO19, GPIO34, GPIO35, GPIO36, GPIO37, and GPIO38 pins could glitch during power up. If this is unacceptable in an application, 1.8 V could be supplied externally. There is no power-sequencing requirement when using an external 1.8-V supply. However, if the 3.3-V transistors in the level-shifting output buffers of the I/O pins are powered prior to the 1.9-V transistors, it is possible for the output buffers to turn on, causing a glitch to occur on the pin during power up. To avoid this behavior, power the V_{DD} pins prior to or simultaneously with the V_{DDIO} pins, ensuring that the V_{DD} pins have reached 0.7 V before the V_{DDIO} pins reach 0.7 V.

Table 6-1. Boot Mode Selection				
MODE	GPIO37/TDO	GPIO34/COMP2OUT/COMP3OUT	TRST	MODE
3	1	1	0	GetMode
2	1	0	0	Wait (see Section 6.1.11 for description)
1	0	1	0	SCI
0	0	0	0	Parallel IO
EMU	x	x	1	Emulation Boot

6.1.10.2 GetMode

The **default behavior** of the *GetMode* option is to boot to flash. This behavior **can be changed** to another boot option by programming two locations in the OTP. If the content of either OTP location is invalid, then boot to flash is used. **One of the following loaders can be specified: SCI, SPI, I²C, CAN, or OTP.**

BOOTLOADER	PERIPHERAL LOADER PINS
SCI	SCIRXDA (GPIO28) SCITXDA (GPIO29)
Parallel Boot	Data (GPIO31,30,5:0) 28x Control (AIO6) Host Control (AIO12)
SPI	SPISIMOA (GPIO16) SPISOMIA (GPIO17) SPICLKA (GPIO18) SPISTEA (GPIO19)
I ² C	SDAA (GPIO32) SCLA (GPIO33)
CAN	CANRXA (GPIO30) CANTXA (GPIO31)



Flash Programming can be done by JTAG or by switching boot mode to SCI (UART I/F) from GetMode
Supported JTAG-based emulators - XDS510 class, XDS560 emulator, XDS100
Recommended serial port programmer utility - codeskin C2Prog

Processor

AES PROPRIETARY

AUSTIN, TX

Customer:

3DRobotics

Title:

SCH, 3DRG AZ DRIVER

Size	Document Number	Rev
C	3DG-302-234	B

Updated: Tuesday, May 26, 2015 14:57:45 Sheet 2 of 4

Vccbat = 14.8V (14.4V min) - 16.8V (Ziad on 7/18)
Vccbat = 11V - 17V, including ripple (AES spec)

$r_{ds(on),max} = 0.39\Omega$ (at 1A and $T_j=85^\circ\text{C}$)
 $r_{ds(on),max} = \text{speculating } 0.6\Omega$ at $T_j=150^\circ\text{C}$

$P_{cond,rms} = 2 * -r_{ds(on),max} * (I_{rms})^2$
Design for $Trms = 2mNm$ (sustained) or $10mNm$ peak (for $< 1\text{sec}$)
 $P_{cond,rms1} = 2 * 0.6\Omega * (2mNm / 21.3mNm/A)^2 = 10mW$
 $P_{cond,rms2} = 2 * 0.6\Omega * (10mNm / 21.3mNm/A)^2 = 265mW$
 $P_{quies,max} = 5mA * 15V = 74mW$ (includes PWM switching if $< 50kHz$)
 $P_{diss,tot,rms,1} = 84mW$ (sustained)
 $P_{diss,tot,rms,2} = 340mW$ ($< 1\text{sec}$)
 $Thja = -35^\circ\text{C/W}$
 $T_{j,shdn,min} = 150^\circ\text{C}$
 $T_{amb,max} = 40^\circ\text{C}$
 $P_{margin,rms,2} = (150^\circ\text{C} - 40^\circ\text{C} - 0.34W*35^\circ\text{C/W}) / 35^\circ\text{C/W} = 2.8W$
 $\% \text{ margin}_{rms} = 72\%$
Device allows for $P_{max,rms,nomargin} = (150^\circ\text{C} - 40^\circ\text{C}) / 35^\circ\text{C/W} = 3.1W$
Driver peak current (thermal limit) = $\sqrt{3.1W / (2 * 0.6\Omega)} = 1.61A$
(so can't do peak torque for very long)
Driver max current = $\sim 2.5A$
 $P_{cond,pk} = 2 * 0.7\Omega * (2.5A)^2 = \sim 8.8W$
For Namiki motor = $53mNm$ (much higher than anticipated use)
& $17.5V$ (so would actually be supply limited before motor driver limited)


$Thja = 35^\circ\text{C/W}$
Assumes a JEDEC-standard, high-k (2a2p, 76.2mm x 114.3mm) board in natural convection (tested in -1cu.ft. enclosure as long as T_a rise is $< 110^\circ\text{C}$ at start) as per JESD51-7 and environment per JESD51-2A

Vsense calc
desire $\pm 1\%$ over $0-3.3V$
AD9210 has $20\times$ gain
desire $\pm 1\%$ over $0-0.165V$
 $R_{sense} = 0.165V / 6A = 0.028\Omega$

0.03Ω ohms closest available value
 $C_{sense \text{ range}} = 0.165V / 0.03\Omega = 5.5A = \pm 2.75A$
 $P_{inst,max} = 2.5A^2 * 0.03\Omega = 0.19W$
using 1/4W model

ADC is 12bits, so 4095 cnts over $5.5A = 1.34mA/LSB$


$R_{ds(on)}$ output FETs probably $\sim 0.3-0.6\Omega$ for operating temp & V_m over intended range
Hard current limit at $3A$, min for $> 5us$, typ (guaranteed operation up to $2.5A$)



Motor Drive & HDMI signals AES PROPRIETARY



Customer: 3DRobotics		
Title: SCH, 3DRG AZ DRIVER		
Size C	Document Number 3DG-302-234	Rev B
Updated:	Tuesday, May 26, 2015	14:57:45
Sheet 3		of 4



Power Switch
AES PROPRIETARY



Customer: 3DRobotics			
Title: SCH, 3DRG AZ DRIVER			
Size C	Document Number 3DG-302-234		Rev B
Updated: Tuesday, May 26, 2015		14:57:45	Sheet 4 of 4