Robin Andersson 961102-5439 roband-5 Linus Arvidsson 950427-4490 linarv-4

Lab 3a

# 1. One-bit full adder

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
a entity FULL ADDER is

Port ( A, B, Cin : in STD_LOGIC;
Cout, R : out STD_LOGIC);
6
7
    end entity;
8
9 architecture Behavioral of FULL_ADDER is
10
11 signal xor_1, and_1, and_2: std_logic;
12
13 begin
14
         xor_1 <= A xor B;
and_1 <= xor_1 and Cin;
and_2 <= A and B;
R <= xor_1 xor Cin;
Cout <= and_1 or and_2;</pre>
15
16
17
18
19
20
21 end Behavioral;
```

## 2. 4-bit adder

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
 4 entity ADDER is
       5
 6
 7
 8
                C, V : out STD_LOGIC);
   end entity;
9
10
11 architecture Behavioral of ADDER is
12 component FULL_ADDER is
      Port ( A, B, Cin : in STD_LOGIC;
13
               Cout, R : out STD_LOGIC);
14
15 end component;
    signal cin1, cin2, cin3, cout4: std_logic;
16
17
    begin
18
19
      FULL\_ADDER\_0: \ FULL\_ADDER \ \ Port \ \ Map(A \Rightarrow A(0), B \Rightarrow B(0), Cin \Rightarrow Cin, R \Rightarrow R(0), Cout \Rightarrow Cin1); 
     FULL_ADDER_1: FULL_ADDER Port Map(A => A(1), B => B(1), Cin => cin1, R => R(1), Cout => cin2);
FULL_ADDER_2: FULL_ADDER Port Map(A => A(2), B => B(2), Cin => cin2, R => R(2), Cout => cin3);
20
21
     FULL_ADDER_3: FULL_ADDER Port Map(A => A(3), B => B(3), Cin => cin3, R => R(3), Cout => cout4);
22
    V <= cin3 xor cout4;
C <= cout4;
23
24
25
26 end Behavioral;
```

# 3. 4-bit add/sub unit

```
1 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
 3
 4 entity ARITH is
       Port ( A, B : in STD LOGIC VECTOR(3 downto 0);
 5
               Sub : in STD LOGIC;
 6
               R : out STD_LOGIC_VECTOR(3 downto 0);
 7
 8
               V, C : out STD_LOGIC);
 9
    end ARITH;
10
11 architecture Behavioral of ARITH is
12
13 component ADDER is
     Port ( A, B : in STD_LOGIC_VECTOR(3 downto 0);
14
               Cin : in STD_LOGIC;
R : out STD_LOGIC_VECTOR(3 downto 0);
15
16
               C, V : out STD_LOGIC);
17
18 end component;
19
20 signal xor 0: std logic vector(3 downto 0);
21
22 begin
23
      xor 0(0) \ll B(0) xor Sub;
24
     xor_0(1) \ll B(1) xor_sub;
25
     xor 0(2) <= B(2) xor Sub;
26
27
     xor 0(3) \le B(3) xor Sub;
28
29
     ADDER_1: ADDER Port Map(A => A, B => xor_0, Cin => Sub, R => R, C => C, V => V);
30
31 end Behavioral;
```

## 4. The tables of the 4-bit add/sub unit

UNSIGNED A	UNSIGNED B	UNSIGNED R	OVERFLOW V	CARRY C
0100 (4)	0011 (3)	0111 (7)	0	0
0111 (7)	0010 (2)	1001 (9)	1	0
1000 (8)	1000 (8)	0000 (0)	1	1
1100 (12)	1100 (12)	1000 (8)	0	1

- 4 + 3 = 7 which is correct and therefore we should not get an overflow or a carry, which we did not.
- 7 + 2 = 9 which is correct, but we got an overflow which we should not get since the answer is correct.
- 8 + 8 = 0 which is incorrect because 8 + 8 = 16, therefore we should get an overflow and a carry since 16 is  $10000_2$  therefore the overflow and carry is correct.
- 12 + 12 = 8 which is incorrect because 12 + 12 = 24, therefore we should get an overflow and a carry since 24 is  $11000_2$  therefore the carry is correct but we did not get an overflow so the overflow is incorrect.

Since the overflow is not always one when the addition is incorrect we can not trust it, but the carry is one when the addition is correct, therefore the carry can be used to detect errors.

SIGNED A	SIGNED B	SIGNED R	OVERFLOW V	CARRY C
0100 (4)	0011 (3)	0111 (7)	0	0
0110 (7)	0010 (2)	1001 (-7)	1	0
0111 (7)	0010 (2)	0101 (5)	0	1
0000 (0)	1000 (-8)	1000 (-8)	1	0

- 4 + 3 = 7 which is correct and therefore we should not get an overflow or a carry, which we did not.
- 7 + 2 = -7 which is incorrect because 7 + 2 = 9, therefore we should get an overflow but not a carry since 9 is usually written as  $1001_2$  but in two's complement that equals to -7. Therefore, the overflow and carry is correct.
- 7-2 = 5 which is correct and since -2 is  $1110_2$  then the third and fourth columns have a carry, which means that the overflow is zero and the carry is one, therefore the overflow and carry is correct.
- 0-(-8) = -8 which is incorrect since 0-(-8) = 8. Since  $-8 = 1000_2$  then we get  $0111_2$  when we invert it, then when we add 1 to the inverted number we get  $1000_2$  which means that the third carry gets a one and the fourth carry gets a zero, therefore we get an overflow.

The overflow is one when the addition is incorrect therefore it can be used to detect errors and the carry is only one when the fourth carry is one which does not mean that the answer is incorrect.

### 5. The test bench

```
1 LIBRARY ieee;
 2 USE ieee.std logic 1164.ALL;
 4 ENTITY ARITH tb IS
 5 END ARITH tb;
 6
 7 ARCHITECTURE behavior OF ARITH tb IS
 8
       COMPONENT ARITH
9
10
       PORT (
             A : IN std_logic_vector(3 downto 0);
11
             B : IN std logic vector (3 downto 0);
12
            Sub : IN std logic;
13
            R : OUT std logic_vector(3 downto 0);
14
            V : OUT std logic;
15
            C : OUT std logic
16
17
            );
       END COMPONENT;
18
19
20
       --Inputs
21
       signal A : std_logic_vector(3 downto 0) := (others => '0');
22
23
       signal B : std_logic_vector(3 downto 0) := (others => '0');
24
       signal Sub : std logic := '0';
25
26
       --Outputs
      signal R : std logic vector(3 downto 0);
27
       signal V : std_logic;
28
29
       signal C : std logic;
30
31 begin
32 -- Create an instance of the component under test
      ARITH instance: ARITH port map( A => A, B => B, Sub=>Sub, R=>R, V=>V, C => C);
34
      -- Now define a process to apply some stimulus over time...
35
36
      process
37
        constant PERIOD: time := 40 ns;
38
      begin
        A <= "0100"; B <= "0011"; Sub <= '0';
39
        wait for PERIOD;
40
        A <= "0111"; B <= "0010"; Sub <= '0';
41
        wait for PERIOD;
42
        A <= "1000"; B <= "1000"; Sub <= '0';
43
        wait for PERIOD;
44
45
        A <= "1100"; B <= "1100"; Sub <= '0';
        wait for PERIOD;
46
47
        A <= "0100"; B <= "0011"; Sub <= '0';
48
49
        wait for PERIOD;
        A <= "0111"; B <= "0010"; Sub <= '0';
50
51
        wait for PERIOD;
        A <= "0111"; B <= "0010"; Sub <= '1';
52
        wait for PERIOD;
53
        A <= "0000"; B <= "1000"; Sub <= '1';
54
55
        wait for PERIOD;
56
        -- put breakpoint to line below
57
58
        wait for PERIOD;
      end process;
59
60 end behavior;
```

### 6. 4-bit logic unit

```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
 3
 4 entity LOGIC is
       Port ( A, B : in STD_LOGIC_VECTOR(3 downto 0);
 5
             Op : in STD_LOGIC_VECTOR(1 downto 0);
 6
              R : out STD LOGIC VECTOR(3 downto 0));
   end LOGIC;
8
9
10 architecture Behavioral of LOGIC is
11
12 component MUX4_1 is
13
     Port ( A, B, C, D : in STD_LOGIC_VECTOR(3 downto 0);
              Op : in STD_LOGIC_VECTOR(1 downto 0);
14
               S : out STD LOGIC VECTOR(3 downto 0));
15
16 end component;
17
18 signal and 1, or 1, xor 1, nor 1: std_logic_vector(3 downto 0);
19
20 begin
21
    and 1 <= A and B;
    or \overline{1} \leftarrow A or B;
22
23 xor 1 <= A xor B;
24 nor_1 <= A nor B;
25
   MUX: MUX4_1 Port Map(A => and_1, B => or_1, C => xor_1, D => nor_1, Op => Op, S => R);
26
27
28 end Behavioral;
```

#### The multiplexer:

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3
    entity MUX4 1 is
 4
         Port (A, B, C, D: in STD LOGIC VECTOR(3 downto 0);
                 Op : in STD_LOGIC_VECTOR(1 downto 0);
S : out STD_LOGIC_VECTOR(3 downto 0));
  6
 7
 8 end MUX4_1;
 9
 10
    architecture Behavioral of MUX4 1 is
 11
12 begin
13
14 S <= A when (Op = "00") else
             B when (Op = "01") else
15
              C when (Op = "10") else
16
             D;
17
18
19 end Behavioral;
```