
andg
a=1
a
a=1
b=1
b
b=1
c=1
c
c=1
and_gate worklib(sv)