
clk
data_in[7:0]
ld
reset
rl0
reg8_ld
c0
counter8_up_down
up_down
sel
a0
add
s0
sub
m0
mux2x1
r0
reg8
n0
nibble_to_7seg
n1
nibble_to_7seg
r1
reg8
r2
reg8
seg0_i
RTL_INV
seg0_i_0
RTL_INV
d_en
display_active
an_i
RTL_MUX
seg_i
RTL_MUX
an[7:0]
seg[6:0]