{"payload":{"header_redesign_enabled":false,"results":[{"id":"422725230","archived":false,"color":"#f34b7d","followers":0,"has_funding_file":false,"hl_name":"GustavoAle/verilog-vpi-test","hl_trunc_description":"Integration test between Verilog and C++ using VPI","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":422725230,"name":"verilog-vpi-test","owner_id":26470408,"owner_login":"GustavoAle","updated_at":"2021-11-05T02:03:42.628Z","has_issues":true}},"sponsorable":false,"topics":["cplusplus","cpp","verilog","vpi","cosimulation"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":81,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AGustavoAle%252Fverilog-vpi-test%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/GustavoAle/verilog-vpi-test/star":{"post":"7gBjg_NOExfww1BHu8p0FBC423js166QuEJOfsQI-AtYh5n-XvS9HwxkG9IXiom5JzbtFwWF7wxz4bI_8jdFNw"},"/GustavoAle/verilog-vpi-test/unstar":{"post":"LLa884HovnFYFwDw1tEIGmUKxi318H9HWpU1VQ2UsmhTrjbiXOVcKI0fi9c5eZ05FkqvRzEFokwM1pCiX2KKfQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vMPqQCRxCZBZ9JDUSiqIp6TDpPjC_EYXS97abXpUdO6T_XFBj0F7W8s_FKkIJdlHu75CSm5SKZ_evvsec3hp4Q"}}},"title":"Repository search results"}