

RISC-V Instruction-Set

Erik Engheim <erik.engheim@ma.com>

Gustavo da Fonseca Roza

Load / Store Operations

Pseudo Instructions

Arithmetic Operation

Mnemonic	Instruction	Type	Description
ADD rd, rs1, rs2	Add	R	$rd = rs1 + rs2$
SUB rd, rs1, rs2	Subtract	R	$rd = rs1 - rs2$
ADDI rd, rs1, imm12	Add immediate	I	$rd = rs1 + imm12$
SLT rd, rs1, rs2	Set less than	R	$rd = rs1 < rs2 \ ? \ 1 : 0$
SLTI rd, rs1, imm12	Set less than immediate	I	$rd = rs1 < imm12 \ ? \ 1 : 0$
SLTU rd, rs1, rs2	Set less than unsigned	R	$rd = rs1 < rs2 \ ? \ 1 : 0$
SLTIU rd, rs1, imm12	Set less than immediate unsigned	I	$rd = rs1 < imm12 \ ? \ 1 : 0$
LUI rd, imm20	Load upper immediate	U	$rd = imm20 \ll 12$
AUIP rd, imm20	Add upper immediate to PC	U	$rd = PC + imm20 \ll 12$

Logical Operations

Mnemonic	Instruction	Type	Description
AND rd, rs1, rs2	AND	R	rd = rs1 & rs2
OR rd, rs1, rs2	OR	R	rd = rs1 rs2
XOR rd, rs1, rs2	XOR	R	rd = rs1 ^ rs2
ANDI rd, rs1, imm12	AND immediate	I	rd = rs1 & imm12
ORI rd, rs1, imm12	OR immediate	I	rd = rs1 imm12
XORI rd, rs1, imm12	XOR immediate	I	rd = rs1 ^ imm12
SLL rd, rs1, rs2	Shift left logical	R	rd = rs1 << rs2
SRL rd, rs1, rs2	Shift right logical	R	rd = rs1 >> rs2
SRA rd, rs1, rs2	Shift right arithmetic	R	rd = rs1 >> rs2
SLLI rd, rs1, shamt	Shift left logical immediate	I	rd = rs1 << shamt
SRLI rd, rs1, shamt	Shift right logical imm.	I	rd = rs1 >> shamt
SRAI rd, rs1, shamt	Shift right arithmetic immediate	I	rd = rs1 >> shamt

Mnemonic	Instruction	Type	Description
LD rd, imm12(rst)	Load doubleword	I	rd = mem[rst1 + imm12]
LW rd, imm12(rst)	Load word	I	rd = mem[rst1 + imm12]
LH rd, imm12(rst)	Load halfword	I	rd = mem[rst1 + imm12]
LB rd, imm12(rst)	Load byte	I	rd = mem[rst1 + imm12]
LBU rd, imm12(rst)	Load word unsigned	I	rd = mem[rst1 + imm12]
LHU rd, imm12(rst)	Load halfword unsigned	I	rd = mem[rst1 + imm12]
LBU rd, imm12(rst)	Load byte unsigned	I	rd = mem[rst1 + imm12]
SD rs2, imm12(rst)	Store doubleword	S	rs2 = mem[rst1 + imm12]
SW rs2, imm12(rst)	Store word	S	rs2(31:0) = mem[rst1 + imm12]
SH rs2, imm12(rst)	Store halfword	S	rs2(15:0) = mem[rst1 + imm12]
SB rs2, imm12(rst)	Store byte	S	rs2(7:0) = mem[rst1 + imm12]

Mnemonic	Instruction	Base instruction(s)
L1 rd, imm12	Load immediate (near)	ADDI rd, zero, imm12
L1 rd, imm	Load immediate (far)	LUI rd, imm[31:12] ADDI rd, rd, imm[11:0]
LA rd, sym	Load address (far)	AUDPC rd, sym[31:12] ADDI rd, rd, sym[11:0]
MV rd, rs	Copy register	ADDI rd, rs, 0
NOT rd, rs	One's complement	XORI rd, rs, -1
NEG rd, rs	Two's complement	SUB rd, zero, rs
BGT rs1, rs2, offset	Branch if rs1 > rs2	BLT rs2, rs1, offset
BLE rs1, rs2, offset	Branch if rs1 ≤ rs2	BGE rs2, rs1, offset
BGTU rs1, rs2, offset	Branch if rs1 > rs2 (unsigned)	BLTU rs2, rs1, offset
BLEU rs1, rs2, offset	Branch if rs1 ≤ rs2 (unsigned)	BGEU rs2, rs1, offset
BEQZ rs1, offset	Branch if rs1 = 0	BEQ rs1, zero, offset
BNEZ rs1, offset	Branch if rs1 ≠ 0	BNE rs1, zero, offset
BGEZ rs1, offset	Branch if rs1 ≥ 0	BGE rs1, zero, offset
BLEZ rs1, offset	Branch if rs1 ≤ 0	BGE zero, rs1, offset
BGTZ rs1, offset	Branch if rs1 > 0	BLT zero, rs1, offset
J offset	Unconditional jump	JAL zero, offset
CALL offset12	Call subroutine (near)	JALR ra, ra, offset[11:0]
CALL offset	Call subroutine (far)	AUDPC ra, offset[31:12] JALR ra, ra, offset[11:0]
RET	Return from subroutine	JALR zero, 0(ra)
NOP	No operation	ADDI zero, zero, 0

Register File

Register Aliases

r0	r1	r2	r3
r4	r5	r6	r7
r8	r9	r10	r11
r12	r13	r14	r15
r16	r17	r18	r19
r20	r21	r22	r23
r24	r25	r26	r27
r28	r29	r30	r31

zero	r0	s0	p0
t0	t0	t1	t2
s0/t0	s1	s0	s1
s2	s3	s4	s5
s6	s7	s2	s3
s4	s5	s6	s7
s0	s9	s10	s11
t3	t4	t5	t6

ra - return address
sp - stack pointer
gp - global pointer
tp - thread pointer

Integer multiplication and division

Mnemonic	Instruction	Type	Description
mul rd, rs1, rs2	Multiplication lower	R	$rd \leftarrow rs1 \times rs2$ (signed x signed - lower 32 bits)
mulh rd, rs1, rs2	Multiplication upper	R	$rd \leftarrow rs1 \times rs2$ (signed x signed - upper 32 bits)
mulhu rd, rs1, rs2	Multiplication upper unsigned	R	$rd \leftarrow rs1 \times rs2$ (unsigned x unsigned - upper 32 bits)
mulhsu rd, rs1, rs2	Multiplication upper signed/unsigned	R	$rd \leftarrow rs1 \times rs2$ (signed x unsigned - upper 32 bits)
div rd, rs1, rs2	Integer Division	R	$rd \leftarrow rs1 / rs2$ (integer result)
divu rd, rs1, rs2	Integer Division unsigned	R	$rd \leftarrow rs1 / rs2$ (unsigned integer result)
rem rd, rs1, rs2	Rest of Division	R	$rd \leftarrow rs1 \% rs2$ (integer rest of division)
remu rd, rs1, rs2	Rest of Division unsigned	R	$rd \leftarrow rs1 \% rs2$ (unsigned integer rest of division)

31	25 24	20 19	15	14 12	11	7 6	0
0000001	rs2	rs1	000	rd	0110011	R mul	
0000001	rs2	rs1	001	rd	0110011	R mulh	
0000001	rs2	rs1	010	rd	0110011	R mulhs	
0000001	rs2	rs1	011	rd	0110011	R mulhu	
0000001	rs2	rs1	100	rd	0110011	R div	
0000001	rs2	rs1	101	rd	0110011	R divu	
0000001	rs2	rs1	110	rd	0110011	R rem	
0000001	rs2	rs1	111	rd	0110011	R remu	

31	25	24	20	19	15	14	12	11	7	6	0	U lui
	imm[31:12]							rd	01101111	01101111	01101111	U auipc
	imm[31:12]							rd	01101111	01101111	01101111	J jal
	imm[20:10:1][19:12]							rd	01101111	01101111	01101111	J jal
	imm[11:0]				rs1	000		rd	01101111	01101111	01101111	B beq
imm[12:10:5]	rs2	rs1	000		imm[4:1][11]	111		rd	01101111	01101111	01101111	B bne
imm[12:10:5]	rs2	rs1	001		imm[4:1][11]	111		rd	01101111	01101111	01101111	B bbl
imm[12:10:5]	rs2	rs1	100		imm[4:1][11]	111		rd	01101111	01101111	01101111	B bge
imm[12:10:5]	rs2	rs1	101		imm[4:1][11]	111		rd	01101111	01101111	01101111	B blt
imm[12:10:5]	rs2	rs1	110		imm[4:1][11]	111		rd	01101111	01101111	01101111	B bgeu
imm[12:10:5]	rs2	rs1	111		imm[4:1][11]	111		rd	01101111	01101111	01101111	I lib
imm[11:0]		rs1	000				rd		00000000	00000000	00000000	I lh
imm[11:0]		rs1	001				rd		00000000	00000000	00000000	I lw
imm[11:0]		rs1	010				rd		00000000	00000000	00000000	I lhu
imm[11:0]		rs1	100				rd		00000000	00000000	00000000	I lbu
imm[11:0]		rs1	101				rd		00000000	00000000	00000000	I lhu
imm[11:5]	rs2	rs1	000		imm[4:0]	1111		rd	01000000	01000000	01000000	S sb
imm[11:5]	rs2	rs1	001		imm[4:0]	1111		rd	01000000	01000000	01000000	S sh
imm[11:5]	rs2	rs1	010		imm[4:0]	1111		rd	01000000	01000000	01000000	S sw -
imm[11:0]		rs1	000				rd		00100000	00100000	00100000	I addi+
imm[11:0]		rs1	010				rd		00100000	00100000	00100000	I sli
imm[11:0]		rs1	011				rd		00100000	00100000	00100000	I shu
imm[11:0]		rs1	100				rd		00100000	00100000	00100000	I xori
imm[11:0]		rs1	110				rd		00100000	00100000	00100000	I ori
imm[11:0]		rs1	111				rd		00100000	00100000	00100000	I andi
00000000	shamt	rs1	001				rd		00100000	00100000	00100000	I sli
00000000	shamt	rs1	101				rd		00100000	00100000	00100000	I seli
01000000	shamt	rs1	101				rd		00100000	00100000	00100000	I srai
00000000	rs2	rs1	000				rd		01000000	01000000	01000000	R add
01000000	rs2	rs1	000				rd		01000000	01000000	01000000	R sub
00000000	rs2	rs1	001				rd		01000000	01000000	01000000	R sli
00000000	rs2	rs1	010				rd		01000000	01000000	01000000	R srl
00000000	rs2	rs1	011				rd		01000000	01000000	01000000	R situ
00000000	rs2	rs1	100				rd		01000000	01000000	01000000	R xor
00000000	rs2	rs1	101				rd		01000000	01000000	01000000	R srl
01000000	rs2	rs1	101				rd		01000000	01000000	01000000	R stra
00000000	rs2	rs1	110				rd		01000000	01000000	01000000	R or
00000000	rs2	rs1	111				rd		01000000	01000000	01000000	R and