

Trabalho #5: Relatório Latch e MAR

Aluno: Rafael Bertasso Borges - **RA:** 1210482312035

Tales Brandt Nascimento – **RA:** 1210482312020

Gustavo Henrique da Silva Souza - **RA:** 1210482312005

Turma: Tarde

Disciplina: Arquitetura e Organização de Computadores

Curso: Tecnologia em Análise e Desenvolvimento de Sistemas

Professor: Me José A. A. Viana

Sumário


| 2 |
|---|
| 2 |
| 2 |
| 3 |
| 3 |
| 3 |
| 4 |
| 4 |
| 4 |
| 4 |
| 5 |
| 5 |
| 6 |
| 6 |
| 6 |
| 6 |
| |


Latch 1 bit

A0 - Latch 1bit




A1 - Tabela Verdade






Latch 8 bits


B0 - Latch 8 bits









B2 - Circuito Lógico




FlipFlop 1 bit









FlipFlop.1bit

