

BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY | 825100 (16x8x48 FPLA) 825101 (OPEN COLLECTOR) 82S100 (TRI-STATE)

**APRIL 1975** 

**82S101** 

#### **OBJECTIVE SPECIFICATION**

# DIGITAL 8000 SERIES TTL/MEMORY

#### DESCRIPTION

The 82S100 (Tri-State Outputs) and the 82S101 (Open Collector Outputs) are Bipolar Programmable Logic Arrays, containing 48 Product terms (AND terms), and 8 output functions. Each output function can be programmed either true active-High (Fp), or true active-Low (Fp). The true state of the output functions is controlled via an output Sum (OR) Matrix by a logical combination of 16-input variables, or their complements, up to 48 terms.

Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include a chip-enable clocking input for output deskewing and inhibit. They feature either Open Collector or Tri-State outputs for ease of expansion of product terms and/or input variables.


#### **FEATURES**

- FIELD PROGRAMMABLE (Ni-Cr LINK)
- INPUT VARIABLES 16
- OUTPUT FUNCTIONS 8
- PRODUCT TERMS 48
- ADDRESS ACCESS TIME 50ns, MAXIMUM
- POWER DISSIPATION 600mW, TYPICAL
- INPUT LOADING (-100 $\mu$ A), MAXIMUM
- OUTPUT OPTION: TRI-STATE OUTPUTS - 82S100 **OPEN COLLECTOR OUTPUTS - 82S101**
- OUTPUT DISABLE FUNCTION: TRI-STATE - Hi-Z **OPEN COLLECTOR -- Hi**
- CERAMIC DIP

#### **APPLICATIONS**

LARGE READ ONLY MEMORY **RANDOM LOGIC CODE CONVERSION** PERIPHERAL CONTROLLERS **LOOK-UP AND DECISION TABLES MICROPROGRAMMING ADDRESS MAPPING CHARACTER GENERATORS** SEQUENTIAL CONTROLLERS

#### PIN CONFIGURATION



#### **TRUTH TABLE**

LET:  $P_n = \prod_{0}^{15} (k_m I_m + j_m \overline{I_m})$ ; k = 0, 1, X (Don't Care)


 $n = 0, 1, 2, \dots, 47$ 

:  $j_m = k_m = 0$ Unprogrammed state Programmed state  $: j_m = \overline{k_m}$ 


 $S_r = f(\Sigma_0^{47} P_n)$ ;  $r \equiv p = 0, 1, 2, ..., 7$ 

MODE	Pn	CE	Fp	F <sub>p</sub> *	$S_r \stackrel{?}{=} f(P_n)$
Disabled (82S101)	x	1	1	1	x
Disabled (82S100)	^	•	Hi-Z	Hi-Z	
	1	0	1	0	YES
Read	0	0	0	1	
	Х	0	0	1	NO

## **BLOCK DIAGRAM**



## **FPLA TYPICAL LOGIC PATH**



# SIGNETICS BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY ■ 82S100, 82S101

## **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER <sup>1</sup>	RATING	UNIT
V <sub>CC</sub>	Power Supply Voltage	+7	Vdc
V <sub>in</sub>	Input Voltage	+5.5	Vdc
V <sub>OH</sub>	High Level Output Voltage (82S101)	+5.5	Vdc
v <sub>o</sub>	Off-State Output Voltage (82S100)	+5.5	Vdc
TA	Operating Temperature Range	0° to +75°	°c
T <sub>stg</sub>	Storage Temperature Range	-65° to +150°	°C

# **ELECTRICAL CHARACTERISTICS** $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C$ ; $4.75V \leqslant V_{CC} \leqslant 5.25V$


PARAMETER		TEST CONDITIONS		LIMITS				
				MIN	TYP <sup>2</sup>	MAX	UNIT	NOTES
VIH	High-Level Input Voltage	V <sub>CC</sub> = 5.25V		2			V	1
VIL	Low-Level Input Voltage	V <sub>CC</sub> = 4.75V				0.8	V	1
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = 4.75V	$1_{IN} = -18mA$		-0.8	-1.2	٧	1, 7
V <sub>OH</sub>	High-Level Output Voltage (82S100)	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -2mA		2.4			V	1, 5
VoL	Low-Level Output Voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 9.6mA			0.35	0.45	٧	1, 8
lork	Output Leakage Current (82S101)	V - 5 05V	V <sub>OUT</sub> = 5.25V		1	40	μΑ	6
l <sub>O(OFF)</sub>	Hi-Z State Output Current (82S100)	V <sub>CC</sub> = 5.25V	V <sub>OUT</sub> = 5.25V V <sub>OUT</sub> = 0.45V		-1	40 -40	μA μA	6 6
I <sub>IH</sub>	High-Level Input Current	V <sub>IN</sub> = 5.5V	V <sub>IN</sub> = 5.5V		<1	25	μΑ	
I <sub>IL</sub>	Low-Level Input Current	V <sub>IN</sub> = 0.45V			-10	-100	μΑ	
los	Short-Circuit Output Current (82S100)	V <sub>CC</sub> = 5.25V, V <sub>OUT</sub> = 0V		-20		-70	mA	3, 7
Icc	V <sub>CC</sub> Supply Current (82S100, 82S101)	V <sub>CC</sub> = 5.25V			120	170	mA	4
C <sub>IN</sub>	Input Capacitance	., .	V <sub>IN</sub> = 2.0V		5		pF	
Co	Output Capacitance	V <sub>CC</sub> = 5.0V	V <sub>OUT</sub> = 2.0V		8		pF	6

- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}$  C.
- Duration of short circuit should not exceed one second.
  I<sub>CC</sub> is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.
- 5. Measured with  $V_{\mbox{\scriptsize IL}}$  applied to  $\overline{\mbox{\scriptsize CE}}$  and a logic "1" stored.
- 6. Measured with VIH applied to CE.
- 7. Test each output one at the time.
- 8. Measured with a programmed logic condition for which the output under test is at a "0" logic level. Output sink current is supplied thru a resistor to  $V_{CC}$ .

## **SWITCHING CHARACTERISTICS** $0^{\circ}C \le T_{A} \le +75^{\circ}C$ , $4.75V \le V_{CC} \le 5.25V$

PARAMETER		TEST CONDITIONS				
		TEST CONDITIONS	MIN	TYP <sup>2</sup> MAX		UNIT
Propag	gation Delay					
TIA	Input to Output	C <sub>L</sub> = 30pF		35	50	ns
T <sub>CD</sub>	Chip Disable to Output	$R_1 = 270$		15	20	ns
T <sub>CE</sub>	Chip Enable to Output	R <sub>2</sub> = 600		15	20	ns

#### AC TEST FIGURE AND WAVEFORM



#### NOTES:

- 1. Positive current is defined as into the terminal referenced.
- 2. Typical values are at  $V_{CC} = 5.0V$ , and  $T_A = +25^{\circ}C$ .

#### **OBJECTIVE PROGRAMMING PROCEDURE**

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- A. All internal Ni-Cr links are intact.
- B. Each product term (P-term) contains both true and complement values of every input variable I<sub>m</sub> (P-terms always logically "FALSE").
- C. The Sum Matrix contains all 48 P-terms.
- D. The polarity of each output is set to active HIGH (Fp function).
- E. All outputs are at a LOW logic level.

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the Product Matrix, Sum Matrix, and Output Polarity outlined below.

## **OUTPUT POLARITY**

# PROGRAM ACTIVE LOW (Fp Function)

Program output polarity before programming Product Matrix and Sum Matrix. Program one output at the time.

- 1. Set GND (pin 14) to OV.
- 2. Do not apply power to the device (VCC, pin 28, open).
- Apply V<sub>OUT</sub> = +18V to the appropriate output for 1ms, and return to OV.
- 4. Repeat step 3 to program other outputs.

## VERIFY OUTPUT POLARITY

- 1. Set GND (pin 14) to OV, and VCC (pin 28) to +5V.
- Enable the chip by setting CE (pin 19) to LOW logic level.
- Disable input variables by applying V<sub>IN</sub> = +10V to all inputs I<sub>0</sub> through I<sub>15</sub>.
- 4. Verify output polarity by sensing the logic state of outputs F<sub>0</sub> through F<sub>7</sub>. All outputs at a HIGH logic level are programmed active HIGH (F<sub>p</sub> function), while all outputs at a LOW logic level are programmed active LOW (F<sub>p</sub> function).
- 5. Remove V<sub>IN</sub> = +10V from inputs I<sub>0</sub> through I<sub>15</sub>.

## **PRODUCT MATRIX**

## PROGRAM INPUT VARIABLE

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

- 1. Set GND (pin 14) to OV, and VCC (pin 28) to +5V.
- Disable the chip by setting CE (pin 19) to HIGH logic level.
- Disable input variables by applying V<sub>IN</sub> = +10V to all inputs I<sub>0</sub> through I<sub>15</sub>.
- Address the P-term to be programmed (No. 0 through
  by applying the corresponding binary code to

- outputs  $F_0$  through  $F_5$  with  $F_0$  as LSB. Use standard TTL logic levels.
- 5a. If the P-term contains neither  $I_0$  nor  $\overline{I_0}$  (input is a Don't Care), fuse both  $I_0$  and  $\overline{I_0}$  links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains  $I_0$ , set to fuse the  $\overline{I_0}$  link by lowering the input voltage to  $I_0$  from  $V_{IN} = +10V$  to a HIGH logic level. Execute step 6.
- 5c. If the P-term contains  $\overline{l_0}$ , set to fuse the  $l_0$  link by lowering the input voltage to  $l_0$  from  $V_{IN} = +10V$  to a LOW logic level. Execute step 6.
- 6a. After  $10\mu s$  delay, raise FE (pin 1) from 0V to +17V. The source must have a current limit of 250mA, and rise time of 10 to  $50\mu s$ .
- 6b. After  $10\mu$ s delay, pulse the  $\overline{CE}$  input to +10V for a period of 1ms.
- 6c. After 10 µs delay, return FE input to OV.
- Return input I<sub>0</sub> to a disable state by applying V<sub>IN</sub> = +10V.
- 8. Repeat steps 5 through 7 for all other input variables.
- 9. Repeat steps 4 through 8 for all other P-terms.
- 10. Remove  $V_{IN} = +10V$  from all input variables.

#### **VERIFY INPUT VARIABLE**

- 1. Set GND (pin 14) to 0V, and VCC (pin 28) to +5V.
- 2. Enable F7 output by setting CE to +10V.
- 3. Disable input variables by applying  $V_{IN} = +10V$  to inputs  $I_0$  through  $I_{15}$ .
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to outputs F<sub>0</sub> through F<sub>5</sub>.
- 5. Interrogate input variable 10 as follows:
  - A. Lower the input voltage to Io from V<sub>IN</sub> = +10Vto a HIGH logic level, and sense the state of output F<sub>7</sub>.
  - B. Lower the input voltage to I<sub>0</sub> from a HIGH to a LOW logic level, and sense the logic state of output F<sub>7</sub>.

The state of I<sub>O</sub> contained in the P-term is determined in accordance with the following truth table:

10	F <sub>7</sub>	Input Variable State Contained In P-Term
0 1	1 0	10
0 1	0 1	10
0	1 1	Dont Care
0 1	0 0	(1 <sub>0</sub> ), ( <del>1</del> 0)

Note that two tests are required to uniquely determine the state of the input variable contained in the P-term.

- Return input I<sub>0</sub> to a disable state by applying V<sub>IN</sub> = +10V.
- 7. Repeat steps 5 and 6 for all other input variables.
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove  $V_{1N} = +10V$  from all input variables.

#### **SUM MATRIX**

#### PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All  $P_n$  links of unused P-terms in the Sum Matrix are not required to be fused.

- 1. Set GND (pin 14) to 0V, and V<sub>CC</sub> (pin 28) to +8.5V.
- 2. Disable the chip by setting  $\overline{\text{CE}}$  (pin 19) to a HIGH logic level.
- 3. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input variables 10 through 15, with 10 as LSB. Use standard TTL levels.
- 4a. If the P-term is contained in output function  $F_0$  ( $F_0 = 1$  or  $F_0^* = 0$ ), go to step 6.
- 4b. If the P-term is not contained in output function  $F_0$  ( $F_0 = 0$  or  $F_0^* = 1$ ), set to fuse the  $P_n$  link by applying  $V_{OUT} = +10V$  to output  $F_0$ .
- 5a. After 10 µs delay, raise FE (pin 1) from 0V to +17V.
- 5b. After  $10\mu$ s delay, pulse the  $\overline{CE}$  input to +10V for a period of 1ms.
- 5c. After 10µs delay, return FE input to 0V.
- 6. Repeat steps 4 and 5 for all other output functions.
- 7. Repeat steps 3 through 6 for all other P-terms.
- 8. Remove +8.5V from VCC.

#### **VERIFY PRODUCT TERM**

- 1. Set GND (pin 14) to 0V, and VCC (pin 28) to +8.5V.
- Enable the chip by setting CE (pin 19) to a LOW logic level.
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I<sub>0</sub> through I<sub>5</sub>, with I<sub>0</sub> as the LSB. Use standard TTL levels.
- 4. To determine the status of the P<sub>n</sub> link in the Sum Matrix for each output function F<sub>p</sub> or F<sub>p</sub><sup>\*</sup>, sense the state of outputs F<sub>0</sub> through F<sub>7</sub>. The status of the link is given by the following truth table:

Ou		
Active HIGH (F <sub>p</sub> )	Active LOW (F <sub>p</sub> *)	P-term Link
0	1	FUSED
1	0	PRESENT

- 5. Repeat steps 3 and 4 for all other P-terms.
- 6. Remove +8.5V from VCC.