

# FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8) 82S100 (T.S.)/82S101 (O.C.)

INTEGRATED FUSE LOGIC  
SERIES 28

## DESCRIPTION

The 82S100 (tri-state outputs) and the 82S101 (open collector outputs) are Bipolar Programmable Logic Arrays, containing 48 product terms (AND terms), and 8 sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-high ( $F_p$ ), or true active-low ( $\bar{F}_p$ ). The true state of each output function is activated by any logical combination of 16-input variables, or their complements, up to 48 terms. Both devices are field programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either open collector or tri-state outputs for ease of expansion of product terms and application in bus-organized systems.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S100/101, F or N, and for the military temperature range (-55°C to +125°C) specify S82S100/101, F or G, I, R.

## LOGIC FUNCTION

Typical Product Term:

$$P_0 = I_0 \cdot I_1 \cdot I_2 \cdot I_5 \cdot I_{13}$$

Typical Output Functions: @  $\bar{CE} = 0$ :

$$F_0 = (P_0 + P_1 + P_2) @ L = \text{Closed}$$

$$F_0 = (\bar{P}_0 \cdot \bar{P}_1 \cdot \bar{P}_2) @ L = \text{Open}$$

### NOTE

For each of the 8 outputs, either the function  $F_p$  (active-high) or  $\bar{F}_p$  (active low) is available, but not both. The required function polarity is programmed via link (L).


## FEATURES

- Field programmable (Ni-Cr link)
- Input variables: 16
- Output functions: 8
- Product terms: 48
- Address access time:
  - S82S100/101—80ns Max
  - N82S100/101—50ns Max
- Power dissipation: 600mW typ
- Input loading:
  - S82S100/101: -150μA Max
  - N82S100/101: -100μA Max
- Chip enable input
- Output option:
  - 82S100: Tri-state
  - 82S101: Open collector
- Output disable function:
  - Tri-state—HI-Z
  - Open collector—HI

## APPLICATIONS

- CRT display systems
- Random logic
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Sequential controllers
- Data security encoders
- Fault detectors
- Frequency synthesizers


## PIN CONFIGURATION



## TRUTH TABLE

MODE	$P_n$	$\bar{CE}$	$Sr = f(P_n)$	$F_p$	$\bar{F}_p$
Disabled (82S101)	X	1	X	1	1
Disabled (82S100)	X	1	X	Hi-Z	Hi-Z
Read	1	0	Yes	1	0
	0	0	No	0	1
	X	0	No	0	1

## LOGIC DIAGRAM




# FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC  
SERIES 28

## FPLA LOGIC DIAGRAM



# FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8) 82S100 (T.S.)/82S101 (O.C.)

INTEGRATED FUSE LOGIC  
SERIES 28

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING		UNIT
	Min	Max	
V <sub>CC</sub> Supply voltage		+7	V <sub>dc</sub>
V <sub>IN</sub> Input voltage		+5.5	V <sub>dc</sub>
V <sub>OUT</sub> Output voltage		+5.5	V <sub>dc</sub>
I <sub>IN</sub> Input currents	-30	+30	mA
I <sub>OUT</sub> Output currents		+100	mA
T <sub>A</sub> Operating Temperature range			°C
N82S100/101	0	+75	
S82S100/101	-55	+125	
T <sub>STG</sub> Storage	-65	+150	

## THERMAL RATINGS

TEMPERATURE	MILI-TARY	COM-MER-CIAL
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

**DC ELECTRICAL CHARACTERISTICS** N82S100/101: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
S82S100/101: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER	TEST CONDITIONS	N82S100/101			S82S100/101			UNIT
		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>IH</sub> Input voltage <sup>3</sup> High V <sub>IL</sub> Low V <sub>IC</sub> Clamp <sup>3,4</sup>	V <sub>CC</sub> = Max V <sub>CC</sub> = Min V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA	2		0.85 -1.2	2		0.8 -1.2	V
V <sub>OH</sub> Output voltage High (82S100) <sup>3,5</sup> V <sub>OL</sub> Low <sup>3,6</sup>	V <sub>CC</sub> = Min I <sub>OH</sub> = -2mA I <sub>OL</sub> = 9.6mA	2.4	0.35	0.45	2.4	0.35	0.50	V
I <sub>IH</sub> Input current High I <sub>IL</sub> Low	V <sub>IN</sub> = 5.5V V <sub>IN</sub> = 0.45V		<1 -10	25 -100		<1 -10	50 -150	μA
I <sub>OLK</sub> Output current Leakage <sup>7</sup> I <sub>O(OFF)</sub> Hi-Z state (82S100) <sup>7</sup> I <sub>OS</sub> Short circuit (82S100) <sup>4,8</sup>	$\overline{CE}$ = High, V <sub>CC</sub> = Max V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 0.45V $\overline{CE}$ = Low, V <sub>OUT</sub> = 0V		1 1 -1	40 40 -40 -70		1 1 -1	60 60 -60 -85	μA μA mA
I <sub>CC</sub> V <sub>CC</sub> supply current <sup>9</sup>	V <sub>CC</sub> = Max		120	170		120	180	mA
C <sub>IN</sub> Capacitance <sup>7</sup> Input C <sub>OUT</sub> Output	$\overline{CE}$ = High, V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V		8 17			8 17		pF

**AC ELECTRICAL CHARACTERISTICS** R<sub>1</sub> = 470Ω, R<sub>2</sub> = 1kΩ, C<sub>L</sub> = 30pF  
N82S100/101: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
S82S100/101: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER	TO	FROM	N82S100/101			S82S100/101			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
T <sub>IA</sub> Propagation delay Input T <sub>CE</sub> Chip enable	Output Output	Input Chip enable		35 15	50 30		35 15	80 50	ns
T <sub>CD</sub> Disable time Chip disable	Output	Chip enable		15	30		15	50	ns

NOTES on following page.

## FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)


## 82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC  
SERIES 28


## NOTES

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operation of the device specifications is not implied.
2. All voltage values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .
3. All voltage values are with respect to network ground terminal.
4. Test one at a time.
5. Measured with  $V_{IL}$  applied to  $\overline{CE}$  and a logic high stored.
6. Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied thru a resistor to  $V_{CC}$ .
7. Measured with  $V_{IH}$  applied to  $\overline{CE}$ .
8. Duration of short circuit should not exceed 1 second.
9.  $I_{CC}$  is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.


## TEST LOAD CIRCUIT



## VOLTAGE WAVEFORM



## TIMING DIAGRAM



## TIMING DEFINITIONS

- $T_{CE}$  Delay between beginning of Chip Enable low (with Input valid) and when Data Output becomes valid.
- $T_{CD}$  Delay between when Chip Enable becomes high and Data Output is in off state (Hi-Z or high).
- $T_{IA}$  Delay between beginning of valid Input (with Chip Enable low) and when Data Output becomes valid.

## VIRGIN DEVICE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

1. All internal Ni-Cr links are intact.
2. Each product term (P-term) contains both true and complement values of every input variable  $I_m$  (P-terms always logically "false").

3. The "OR" Matrix contains all 48-P-terms.
4. The polarity of each output is set to active high (Fp function).
5. All outputs are at a low logic level.

RECOMMENDED  
PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

## SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

## Output Polarity

PROGRAM ACTIVE LOW  
( $\overline{F_p}$  FUNCTION)

Program output polarity before programming "AND" matrix and "OR" matrix. Program 1 output at the time. (L) links of unused outputs are not required to be fused.

1. Set FE (pin 1) to  $V_{FEL}$ .
2. Set  $V_{CC}$  (pin 28) to  $V_{CCL}$ .
3. Set  $\overline{CE}$  (pin 19), and  $I_0$  through  $I_{15}$  to  $V_{IH}$ .
4. Apply  $V_{OPH}$  to the appropriate output, and remove after a period  $t_p$ .
5. Repeat step 4 to program other outputs.

## VERIFY OUTPUT POLARITY

1. Set FE (pin 1) to  $V_{FEL}$ ; set  $V_{CC}$  (pin 28) to  $V_{CCS}$ .
2. Enable the chip by setting  $\overline{CE}$  (pin 19) to  $V_{IL}$ .
3. Address a non-existent P-term by applying  $V_{IH}$  to all inputs  $I_0$  through  $I_{15}$ .
4. Verify output polarity by sensing the logic state of outputs  $F_0$  through  $F_7$ . All outputs at a high logic level are programmed active low ( $\overline{F_p}$  function), while all outputs at a low logic level are programmed active high ( $F_p$  function).
5. Return  $V_{CC}$  to  $V_{CCP}$  or  $V_{CCL}$ .

**FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)****82S100 (T.S.)82S101 (O.C.)****INTEGRATED FUSE LOGIC  
SERIES 28****"AND" Matrix****PROGRAM INPUT VARIABLE**

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

1. Set FE (pin 1) to  $V_{FEL}$ , and  $V_{CC}$  (pin 28) to  $V_{CCP}$ .
2. Disable all device outputs by setting  $\overline{CE}$  (pin 19) to  $V_{IH}$ .
3. Disable all input variables by applying  $V_{IX}$  to inputs  $I_0$  through  $I_{15}$ .
4. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs  $F_0$  through  $F_5$  with  $F_0$  as LSB. Use standard TTL logic levels  $V_{OHF}$  and  $V_{OLF}$ .
- 5a. If the P-term contains neither  $I_0$  nor  $\overline{I_0}$  (input is a Don't Care), fuse both  $I_0$  and  $\overline{I_0}$  links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains  $I_0$ , set to fuse the  $I_0$  link by lowering the input voltage at  $I_0$  from  $V_{IX}$  to  $V_{IL}$ . Execute step 6.
- 5c. If the P-term contains  $\overline{I_0}$ , set to fuse the  $\overline{I_0}$  link by lowering the input voltage at  $I_0$  from  $V_{IX}$  to  $V_{IL}$ . Execute step 6.
- 6a. After  $t_D$  delay, raise FE (pin 1) from  $V_{FEL}$  to  $V_{FEH}$ .
- 6b. After  $t_D$  delay, pulse the  $\overline{CE}$  input from  $V_{IH}$  to  $V_{IX}$  for a period  $t_p$ .
- 6c. After  $t_D$  delay, return FE input to  $V_{FEL}$ .
7. Disable programmed input by returning  $I_0$  to  $V_{IX}$ .
8. Repeat steps 5 through 7 for all other input variables.
9. Repeat steps 4 through 8 for all other P-terms.
10. Remove  $V_{IX}$  from all input variables.

**VERIFY INPUT VARIABLE**

1. Set FE (pin 1) to  $V_{FEL}$ ; set  $V_{CC}$  (pin 28) to  $V_{CCP}$ .
2. Enable  $F_7$  output by setting  $\overline{CE}$  to  $V_{IX}$ .
3. Disable all input variables by applying  $V_{IX}$  to inputs  $I_0$  through  $I_{15}$ .
4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs  $F_0$  through  $F_5$ .

5. Interrogate input variable  $I_0$  as follows:

- A. Lower the input voltage at  $I_0$  from  $V_{IX}$  to  $V_{IH}$ , and sense the logic state of output  $F_7$ .
- B. Lower the input voltage at  $I_0$  from  $V_{IH}$  to  $V_{IL}$ , and sense the logic state output  $F_7$ .

The state of  $I_0$  contained in the P-term is determined in accordance with the following truth table:

$I_0$	$F_7$	INPUT VARIABLE STATE CONTAINED IN P-TERM
0	1	$\overline{I_0}$
1	0	$I_0$
0	0	$I_0$
1	1	$I_0$
0	1	Don't Care
1	1	Don't Care
0	0	$(I_0), (\overline{I_0})$
1	0	$(I_0), (\overline{I_0})$

Note that 2 tests are required to uniquely determine the state of the input variable contained in the P-term.

6. Disable verified input by returning  $I_0$  to  $V_{IX}$ .
7. Repeat steps 5 and 6 for all other input variables.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove  $V_{IX}$  from all input variables.

**"OR" MATRIX****PROGRAM PRODUCT TERM**

Program one output at the time for one P-term at the time. All  $P_n$  links in the "OR" matrix corresponding to unused outputs and unused P-terms are not required to be fused.

1. Set FE (pin 1) to  $V_{FEL}$ .
2. Disable the chip by setting  $\overline{CE}$  (pin 19) to  $V_{IH}$ .
3. After  $t_D$  delay, set  $V_{CC}$  (pin 28) to  $V_{CCS}$ , and inputs  $I_6$  through  $I_{15}$  to  $V_{IH}$ ,  $V_{IL}$ , or  $V_{IX}$ .
4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input

variables  $I_0$  through  $I_5$ , with  $I_0$  as LSB.

- 5a. If the P-term is contained in output function  $F_0$  ( $F_0 = 1$  or  $\overline{F_0} = 0$ ), go to step 6, (fusing cycle not required).
- 5b. If the P-term is **not** contained in output function  $F_0$  ( $F_0 = 0$  or  $\overline{F_0} = 1$ ), set to fuse the  $P_n$  link by forcing output  $F_0$  to  $V_{OPF}$ .
- 6a. After  $t_D$  delay, raise FE (pin 1) from  $V_{FEL}$  to  $V_{FEH}$ .
- 6b. After  $t_D$  delay, pulse the  $\overline{CE}$  input from  $V_{IH}$  to  $V_{IX}$  for a period  $t_p$ .
- 6c. After  $t_D$  delay, return FE input to  $V_{FEL}$ .
- 6d. After  $t_D$  delay, remove  $V_{OPF}$  from output  $F_0$ .
7. Repeat steps 5 and 6 for all other output functions.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove  $V_{CCS}$  from  $V_{CC}$ .

**VERIFY PRODUCT TERM**

1. Set FE (pin 1) to  $V_{FEL}$ .
2. Disable the chip by setting  $\overline{CE}$  (pin 19) to  $V_{IH}$ .
3. After  $t_D$  delay, set  $V_{CC}$  (pin 28) to  $V_{CCS}$ , and inputs  $I_6$  through  $I_{15}$  to  $V_{IH}$ ,  $V_{IL}$ , or  $V_{IX}$ .
4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables  $I_0$  through  $I_5$ .
5. After  $t_D$  delay, enable the chip by setting  $\overline{CE}$  (pin 19) to  $V_{IL}$ .
6. To determine the status of the  $P_n$  link in the "OR" matrix for each output function  $F_p$  or  $\overline{F_p}$ , sense the state of outputs  $F_0$  through  $F_7$ . The status of the link is given by the following truth table:

OUTPUT		P-TERM LINK
Active High ( $F_p$ )	Active Low ( $\overline{F_p}$ )	
0	1	Fused
1	0	Present


7. Repeat steps 4 through 6 for all other P-terms.
8. Remove  $V_{CCS}$  from  $V_{CC}$ .

## FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)


82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC  
SERIES 28


## OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)



## "AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



## "OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



**FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)****82S100 (T.S.)82S101 (O.C.)****INTEGRATED FUSE LOGIC  
SERIES 28****PROGRAMMING SYSTEM SPECIFICATIONS<sup>1</sup>** ( $T_A = +25^\circ\text{C}$ )

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V <sub>CCS</sub>	V <sub>CC</sub> supply (program/verify "OR", verify output polarity) <sup>2</sup>	I <sub>CCS</sub> = 550mA, min, Transient or steady state	8.25	8.5	8.75	V
V <sub>CCL</sub>	V <sub>CC</sub> supply (program output polarity)		0	0.4	0.8	V
I <sub>CCS</sub>	I <sub>CC</sub> limit (program "OR")	V <sub>CCS</sub> = +8.5 ± .25V	550		1,000	mA
V <sub>OPH</sub>	Output voltage					V
V <sub>OPL</sub>	Program output polarity <sup>3</sup>	I <sub>OPH</sub> = 300 ± 25mA	16.0	17.0	18.0	
	Idle		0	0.4	0.8	
I <sub>OPH</sub>	Output current limit (Program output polarity)	V <sub>OPH</sub> = +17 ± 1V	275	300	325	mA
V <sub>IH</sub>	Input voltage					V
V <sub>IL</sub>	High		2.4		5.5	
	Low		0	0.4	0.8	
I <sub>IH</sub>	Input current					μA
I <sub>IL</sub>	High	V <sub>IH</sub> = +5.5V			50	
	Low	V <sub>IL</sub> = 0V			-500	
V <sub>OHF</sub>	Forced output voltage					V
V <sub>OLF</sub>	High		2.4		5.5	
	Low		0	0.4	0.8	
I <sub>OHF</sub>	Output current					μA
I <sub>OLF</sub>	High	V <sub>OHF</sub> = +5.5V			100	
	Low	V <sub>OLF</sub> = 0V			-1	mA
V <sub>IX</sub>	$\overline{\text{CE}}$ program enable level		9.5	10	10.5	V
I <sub>IX1</sub>	Input variables current	V <sub>IX</sub> = +10V			10	mA
I <sub>IX2</sub>	$\overline{\text{CE}}$ input current	V <sub>IX</sub> = +10V			10	mA
V <sub>FEH</sub>	FE supply (program) <sup>3</sup>	I <sub>FEH</sub> = 300 ± 25mA, Transient or steady state	16.0	17.0	18.0	V
V <sub>FEL</sub>	FE supply (idle)	I <sub>FEL</sub> = -1mA, max	1.25	1.5	1.75	V
I <sub>FEH</sub>	FE supply current limit	V <sub>FEH</sub> = +17 ± 1V	275	300	325	mA
V <sub>CCP</sub>	V <sub>CC</sub> supply (program/verify "AND")	I <sub>CCP</sub> = 550mA, min, Transient or steady state	4.75	5.0	5.25	V
I <sub>CCP</sub>	I <sub>CC</sub> limit (program "AND")	V <sub>CCP</sub> = +5.0 ± .25V	550		1,000	mA
V <sub>OPF</sub>	Forced output (program)		9.5	10	10.5	V
I <sub>OPF</sub>	Output current (program)				10	mA
T <sub>R</sub>	Output pulse rise time	10% to 90%	10		50	μs
t <sub>P</sub>	$\overline{\text{CE}}$ programming pulse width		0.3	0.4	0.5	ms <sup>5</sup>
t <sub>D</sub>	Pulse sequence delay		10			μs
T <sub>PR</sub>	Programming time			0.6		ms
$\frac{T_{PR}}{T_{PR} + T_{PS}}$	Programming duty cycle				50	%
FL	Fusing attempts per link				2	cycle
V <sub>S</sub>	Verify threshold <sup>4</sup>		1.4	1.5	1.6	V

## NOTES

- These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
- Bypass V<sub>CC</sub> to GND with a 0.01μf capacitor to reduce voltage spikes.
- Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- V<sub>S</sub> is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

## FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC  
SERIES 28


## LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state or action of variables I, P, and F, associated with each Sum Term  $S_r$ , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


## EX-OR ARRAY-(F)



## "AND" ARRAY - (I)



## "OR" ARRAY - (F)



## NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates  $P_n$ .
2. Any gate  $P_n$  will be unconditionally inhibited if any one of its (I) link pairs is left intact.



## FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC  
SERIES 28

## FPLA PROGRAM TABLE (Logic)

PROGRAM TABLE ENTRIES										PRODUCT TERM <sup>1</sup>																ACTIVE LEVEL <sup>1</sup>																																																			
INPUT VARIABLE				OUTPUT FUNCTION		OUTPUT ACTIVE LEVEL		INPUT VARIABLE <sup>1</sup>																OUTPUT FUNCTION <sup>1</sup>																																																					
NOTE Enter (-) for unused inputs of used P-terms				NOTE <sup>2</sup> 1 Entries independent of output polarity 2 Enter (A) for unused outputs of used P-terms		NOTE <sup>2</sup> 1 Polarity programmed once only 2 Enter (H) for all unused outputs		NO	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0																																												
Im	Im	Don't Care	Prod. Term Present in Fp	Prod. Term Present in Fp	• (period)	A	H	Active High	Active Low	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	PIN NO.	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8
CUSTOMER NAME																																																																													
PURCHASE ORDER #																																																																													
SIGNETICS DEVICE #																																																																													
CUSTOMER SYMBOLIZED PART #																																																																													
TOTAL NUMBER OF PARTS																																																																													
PROGRAM TABLE #																																																																													
REV																																																																													
DATE																																																																													
VARIABLE NAME																																																																													


**FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)****82S100 (T.S.)82S101 (O.C.)****INTEGRATED FUSE LOGIC  
SERIES 28****TWX TAPE CODING**

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-

9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:




A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name \_\_\_\_\_
2. Customer TWX No. \_\_\_\_\_
3. Date \_\_\_\_\_
4. Purchase Order No. \_\_\_\_\_
5. Number of Program Tables \_\_\_\_\_
6. Total Number of Parts \_\_\_\_\_

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

1. Signetics Device No. \_\_\_\_\_
2. Program Table No. \_\_\_\_\_
3. Revision \_\_\_\_\_
4. Date \_\_\_\_\_
5. Customer Symbolized Part No. \_\_\_\_\_
6. Number of Parts \_\_\_\_\_

C. Program Table data blocks in Logic format are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following sequence:



Entries for the 3 Data Fields are determined in accordance with the following Table:

INPUT VARIABLE		
I <sub>m</sub>	I <sub>m</sub>	Don't Care
H	L	— (dash)

## NOTE

Enter (—) for unused inputs of used P-terms.

OUTPUT FUNCTION	
Product term present in Fp	Product term not present in Fp
A	• (period)

## NOTES

1. Entries independent of output polarity.
2. Enter (A) for unused outputs of used P-terms.

OUTPUT ACTIVE LEVEL	
Active high	Active low
H	L

## NOTES

1. Polarity programmed once only.
2. Enter (H) for all unused outputs.

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

## NOTES

1. Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
2. Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
3. To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups.
4. Comments are allowed between data fields, provided that an asterisk (\*) is not used in any Heading or Comment entry.

**FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)****82S100 (T.S.) 82S101 (O.C.)**INTEGRATED FUSE LOGIC  
SERIES 28**TYPICAL APPLICATIONS**