82\$100 (T.S.)/82\$101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28

DESCRIPTION

The 82S100 (tri-state outputs) and the 82S101 (open collector outputs) are Bipolar Programmable Logic Arrays, containing 48 product terms (AND terms), and 8 sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-high (Fp), or true active-low $(\overline{\mathsf{F}}_p)$. The true state of each output function is activated by any logical combination of 16-input variables, or their complements, up to 48 terms. Both devices are field programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either open collector or tri-state outputs for ease of expansion of product terms and application in busorganized systems.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S100/101, F or N, and for the military temperature range (-55°C to +125°C) specify S82S100/101, F or G, I, R.

LOGIC FUNCTION

Typical Product Term:

 $P_0 = I_0 \bullet I_1 \bullet \overline{I_2} \bullet I_5 \bullet \overline{I_{13}}$

Typical Output Functions: @ $\overline{CE} = 0$:

 $F_0 = (P_0 + P_1 + P_2) @ L = Closed$ $F_0 = (P_0 \cdot P_1 \cdot P_2) @ L = Open$

NOTE

For each of the 8 outputs, either the function Fp (active-high) or \overline{F} p (active low) is available, but not both. The required function polarity is programmed via link (L).

FEATURES

- Field programmable (Ni-Cr link)
- Input variables: 16
- Output functions: 8
- Product terms: 48
- Address access time: \$82\$100/101—80ns Max \$82\$100/101—50ns Max
- Power dissipation: 600mW typ
- Input loading:

S82S100/101: -150μA Max N82S100/101: -100μA Max

- Chip enable input
- Output option:

82S100: Tri-state


82S101: Open collector

Output disable function:
 Tri-state — Hi-Z
 Open collector — Hi

APPLICATIONS

- CRT display systems
- Random logic
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Sequential controllers
- Data security encoders
- Fault detectors
- Frequency synthesizers


PIN CONFIGURATION



TRUTH TABLE

MODE	Pn	CE	Sr 🚆 f(Pn)	Fp	\bar{F}_{p}
Disabled (82S101)	X	1	X	1	1
Disabled (82S100)		'		Hi-Z	lHi-Z
Read	1	0	Yes	1 0	0
neau	X	0	No	0	1

LOGIC DIAGRAM




BIPOLAR MEMORY DIVISION JUNE 1981

FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28

FPLA LOGIC DIAGRAM



82S100 (T.S.)/82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28

ABSOLUTE MAXIMUM RATINGS1

DADAI	METER	RA*	TING	
	MEIEN	Min	Max	UNIT
Vcc	Supply voltage		+7	Vdc
VIN	Input voltage	1	+5.5	Vdc
Vout	Output voltage	,	+5.5	Vdc
liN	Input currents	-30	+30	mA
lout	Output currents	1	+100	mA
	Temperature range		}	°C
T_A	Operating			
	N82S100/101	0	+75	
	S82S100/101	-55	+125	
TstG	Storage	-65	+150	

THERMAL RATINGS

TEMPERATURE	MILI- TARY	COM- MER- CIAL
Maximum	17500	15000
junction Maximum	175°C	150° C
ambient Allowable thermal	125° C	75° C
rise ambient to junction	50° C	75° C

DC ELECTRICAL CHARACTERISTICS N82S100/101: $0^{\circ} \le T_{A} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

S82S100/101: -55° C $\leq T_{A} \leq +125^{\circ}$ C, 4.5V $\leq V_{CC} \leq 5.5$ V

			N8	25100	101	S82	25100/	101	
	PARAMETER	TEST CONDITIONS	Min	Typ2	Max	Min	Typ2	Max	ואט
VIH VIL VIC	Input voltage ³ High Low Clamp ^{3,4}	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min$, $I_{IN} = -18mA$	2	-0.8	0.85	2	-0.8	0.8 -1.2	V
V _{OH} VoL	Output voltage High (82S100)3,5 Low3,6	$V_{CC} = Min$ $I_{OH} = -2mA$ $I_{OL} = 9.6mA$	2.4	0.35	0.45	2.4	0.35	0.50	٧
lın lıL	Input current High Low	$V_{1N} = 5.5V$ $V_{1N} = 0.45V$		<1 -10	25 -100		<1 -10	50 -150	μA
IOLK IO(OFF)	Output current Leakage7 Hi-Z state (82S100)7 Short circuit (82S100)4.8	CE = High, V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 5.5V V _{OUT} = 0.45V CE = Low, V _{OUT} = 0V	-20	1 1 -1	40 40 -40 -70	-15	1 1 -1	60 60 -60 -85	μA μA mA
Icc	V _{CC} supply current9	V _{CC} = Max		120	170		120	180	m/
Cin Cout	Capacitance ⁷ Input Output	$\overline{\text{CE}} = \text{High, V}_{\text{CC}} = 5.0\text{V}$ $V_{\text{IN}} = 2.0\text{V}$ $V_{\text{OUT}} = 2.0\text{V}$		8 17			8 17		pF

AC ELECTRICAL CHARACTERISTICS $R_1=470\Omega,\,R_2=1k\Omega,\,C_L=30pF$

N82S100/101: $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

S82S100/101: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

PARAMETER			NE	32\$100/1	01	S8	UNIT			
P	AHAMETEH	то	FROM	Min	Typ2	Max	Min	Typ ²	Max	UNII
T _{IA} T _{CE}	Progagation delay Input Chip enable	Output Output	Input Chip enable		35 15	50 30		35 15	80 50	ns
T _{CD}	Disable time Chip disable	Output	Chip enable		15	30		15	50	ns

NOTES on following page.


82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28


NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the
 device. This is a stress rating only, and functional operation of the device at these or any other
 conditions above those indicated in the operation of the device specifications is not implied.
- 2. All voltage values are at V_{CC} = 5V, T_A = 25°C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with VIL applied to CE and a logic high stored.
- Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied thru a resistor to V_{CC}.
- Measured with V_{IH} applied to CE.
- 8. Duration of short circuit should not exceed 1 second.
- 9. Icc is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

TEST LOAD CIRCUIT



TIMING DIAGRAM



TIMING DEFINITIONS

TGE Delay between beginning of Chip Enable low (with Input valid) and when Data Output becomes valid.

TcD Delay between when Chip Enable becomes high and Data Output is in off state (Hi-Z or high).

T_{IA} Delay between beginning of valid Input (with Chip Enable low) and when Data Output becomes valid.

VIRGIN DEVICE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- 1. All internal Ni-Cr links are intact.
- Each product term (P-term) contains both true and complement values of every input variable I_m (P-terms always logically "false").

- 3. The "OR" Matrix contains all 48-P-terms.
- 4. The polarity of each output is set to active high (Fp function).
- 5. All outputs are at a low logic level.


RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

VOLTAGE WAVEFORM



Output Polarity

PROGRAM ACTIVE LOW (Fp FUNCTION)

Program output polarity before programing "AND" matrix and "OR" matrix. Program 1 output at the time. (L) links of unused outputs are not required to be fused.

- 1. Set FE (pin 1) to V_{FEL}.
- 2. Set Vcc (pin 28) to VccL.
- 3. Set \overline{CE} (pin 19), and I_0 through I_{15} to V_{IH} .
- 4. Apply V_{OPH} to the appropriate output, and remove after a period t_p.
- 5. Repeat step 4 to program other outputs.

VERIFY OUTPUT POLARITY

- Set FE (pin 1) to V_{FEL}; set V_{CC} (pin 28) to V_{CCS}.
- 2. Enable the chip by setting \overline{CE} (pin 19) to V_{IL}.
- 3. Address a non-existent P-term by applying V_{IH} to all inputs I₀ through I₁₅.
- 4. Verify output polarity by sensing the logic state of outputs F₀ through F₇. All outputs at a high logic level are programmed active low (F_p function), while all outputs at a low logic level are programmed active high (F_p function).
- 5. Return Vcc to Vccp or Vccl.

Signetics

82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28

"AND" Matrix PROGRAM INPUT VARIABLE

Program one input at the time and one Pterm at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

- 1. Set FE (pin 1) to V_{FEL}, and V_{CC} (pin 28) to V_{CCP}.
- 2. Disable all device outputs by setting $\overline{\text{CE}}$ (pin 19) to V_{IH} .
- 3. Disable all input variables by applying V_{IX} to inputs I₀ through I₁₅.
- Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs F₀ through F₅ with F₀ as LSB. Use standard TTL logic levels V_{OHF} and V_{OLF}.
- 5a. If the P-term contains neither I₀ nor I
 0 (input is a Don't Care), fuse both I₀ and I
 0 links by executing both steps 5b and 5c, before continuing with step 7.
- 5 b . If the P-term contains I_0 , set to fuse the $\overline{I_0}$ link by lowering the input voltage at I_0 from V_{IX} to V_{IH} . Execute step 6.
- 5 c. If the P-term contains $\overline{l_0}$, set to fuse the l_0 link by lowering the input voltage at l_0 from V_{IX} to V_{IL} . Execute step 6.
- 6a. After to delay, raise FE (pin 1) from V_{FEL} to V_{FEH}.
- 6b. After t_D delay, pulse the $\overline{\text{CE}}$ input from V_{IH} to V_{IX} for a period t_p.
- 6c. After to delay, return FE input to VFEL.
- Disable programmed input by returning I₀ to V_{IX}.
- Repeat steps 5 through 7 for all other input variables.
- Repeat steps 4 through 8 for all other Pterms.
- 10. Remove V_{IX} from all input variables.
- VERIFY INPUT VARIABLE
- Set FE (pin 1) to V_{FEL}; set V_{CC} (pin 28) to V_{CCP}.
- 2. Enable F7 output by setting CE to VIX.
- 3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
- Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs F₀ through F₅.

- 5. Interrogate input variable lo as follows:
 - A. Lower the input voltage at I₀ from V_{IX} to V_{IH}, and sense the logic state of output F₇.
 - B. Lower the input voltage at I₀ from V_{IH} to V_{IL}, and sense the logic state output F₇

The state of I₀ contained in the P-term is determined in accordance with the following truth table:

I _o	F ₇	INPUT VARIABLE STATE CONTAINED IN P-TERM
0 1	1 0	Īo
0 1	0	I ₀
0	1	Don't Care
0 1	0 0	$(I_0), (\overline{I_0})$

Note that 2 tests are required to uniquely determine the state of the input variable contained in the P-term.

- 6. Disable verified input by returning I_0 to V_{IX} .
- Repeat steps 5 and 6 for all other input variables.
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove VIX from all input variables.

"OR" MATRIX PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All Pn links in the "OR" matrix corresponding to unused outputs and unused P-terms are not required to be fused.

- 1. Set FE (pin 1) to V_{FEL}.
- 2. Disable the chip by setting \overline{CE} (pin 19) to V_{IH}.
- After to delay, set V_{CC} (pin 28) to V_{CCS}, and inputs I₆ through I₁₅ to V_{IH}, V_{IL}, or V_{IX}.
- Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input

- variables I₀ through I₅, with I₀ as LSB.

 5a. If the P-term is contained in output function F₀ (F₀ = 1 or F

 6, (fusing cycle not required).
- 5b. If the P-term is **not** contained in output function F_0 ($F_0 = 0$ or $\overline{F_0} = 1$), set to fuse the P_n link by forcing output F_0 to VOPF.
- 6a. After t_D delay, raise FE (pin 1) from V_{FEL} to V_{FEH}.
- 6b. After t_D delay, pulse the CE input from V_{IH} to V_{IX} for a period t_p.
- 6c. After to delay, return FE input to VFEL.
- 6d. After to delay, remove VOPF from output Fo.
- Repeat steps 5 and 6 for all other output functions.
- Repeat steps 4 through 7 for all other P-terms.
- Remove V_{CCS} from V_{CC}.

VERIFY PRODUCT TERM

- 1. Set FE (pin 1) to VFEL.
- 2. Disable the chip by setting CE (pin 19) to VIH.
- After t_D delay, set V_{CC} (pin 28) to V_{CCS}, and inputs I₀ through I₁₅ to V_{IH}, V_{IL}, or V_{IX}.
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables l₀ through l₅.
- 5. After to delay, enable the chip by setting CE (pin 19) to V_{IL}.
- 6. To determine the status of the P_n link in the "OR" matrix for each output function F_p or F_p, sense the state of outputs F₀ through F₇. The status of the link is given by the following truth table:


	DUTP	UT	
Active (Fp		Active Low (Fp)	P-TERM LINK
0 1		1 0	Fused Present

- Repeat steps 4 through 6 for all other Pterms.
- 8. Remove Vccs from Vcc.


82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28


OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)



"AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



"OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28

PROGRAMMING SYSTEM SPECIFICATIONS 1 (TA = +25°C)

	PARAMETER	TEST CONDITIONS		LIMITS		UN
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	ON
Vccs	V _{CC} supply (program/verify "OR", verify output polarity) ²	I _{CCS} = 550mA, min, Transient or steady state	8.25	8.5	8.75	٧
VccL Iccs	Vcc supply (program output polarity) Icc limit (program "OR")	$V_{CCS} = +8.5 \pm .25V$	0 550	0.4	0.8 1,000	V m/
	O. A					V
Voph	Output voltage Program output polarity ³	I _{OPH} = 300 ± 25mA	16.0	17.0	18.0	\
VOPL	Idle		0	0.4	0.8	
Іорн	Output current limit (Program output polarity)	V _{OPH} = +17 ± 1V	275	300	325	m,
	Input voltage					V
ViH	High		2.4	ļ	5.5	
VIL	Low		0	0.4	0.8	
	Input current					μ
lıн	High	$V_{IH} = +5.5V$			50	"
l _{IL}	Low	$V_{1L} = 0V$			-500	ļ
	Forced output voltage					\
Vohf	High		2.4	ĺ	5.5	
Volf	Low		0	0.4	0.8	
	Output current					
OHF	High	$V_{OHF} = +5.5V$			100	μ
lolf	Low	V _{OLF} = 0V	<u> </u>		-1	m.
Vix	CE program enable level		9.5	10	10.5	\ \
l _{IX1}	Input variables current	$V_{IX} = +10V$			10	m
l _{IX2}	CE input current	$V_{IX} = +10V$	l		10	m
VFEH	FE supply (program)3	I _{FEH} = 300 ± 25mA, Transient or steady state	16.0	17.0	18.0	\
VFEL	FE supply (idle)	I _{FEL} = -1mA, max	1.25	1.5	1.75	\ v
lfeh	FE supply current limit	$V_{FEH} = +17 \pm 1V$	275	300	325	m
VCCP	Vcc supply (program/verify "AND")	I _{CCP} = 550mA, min, Transient or steady state	4.75	5.0	5.25	V
ICCP	Icc limit (program "AND")	$V_{CCP} = +5.0 \pm .25V$	550	l	1,000	m/
VOPF	Forced output (program)		9.5	10	10.5	v
IOPF	Output current (program)				10	m,
TR	Output pulse rise time	10% to 90%	10	1	50	μ
t₽	CE programming pulse width		0.3	0.4	0.5	ms
t _D	Pulse sequence delay		10			μ
TPR	Programming time			0.6	1	m
$\frac{T_{PR}}{T_{PR}+T}$	Programming duty cycle				50	9
FL	Fusing attempts per link				2	су
V s	Verify threshold4		1.4	1.5	1.6	l۱

NOTES

These are specifications which a Programming System must satisty in order to be qualified by Signetics.

Bypass V_{CC} to GND with a 0.01 μf capacitor to reduce voltage spikes.

Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
 V_S is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes

V_S is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes
the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

These are new limits resulting from device improvements, and which supersede, but do not obsolete
the performance requirements of previously manufactured programming equipment.

82\$100 (T.S.)82\$101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state or action of variables I, P, and F, associated with each Sum Term S_r, is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


EX-OR ARRAY-(F)



"AND" ARRAY - (I)



"OR" ARRAY - (F)



NOTES

- This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Pn.
- 2. Any gate P_n will be unconditionally inhibited if any one of its (I) link pairs is left intact.

BIPOLAR MEMORY DIVISION

JUNE 1981

FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28

FPLA PROGRAM TABLE (Logic)

				Π	>		<u> </u>			_				CT] [r —'	AC1	JT F	LE	VEL		, —
1	교	ø.			Polarity programmed once only Enter (H) for all unused outputs	NO	- 1] =	Γ₁⁻	7	_	. – –	יוע ו	/ARI	ABI	_E'							-				<u>.</u> _	<u>_</u> _			i
	OUTPUT ACTIVE LEVEL	Active	_		once out	NO		1	1		1	1		T ==		т	1 -	, – -	. –		т —		╽┟				JT F	UN	CTIO		
1	Ш	A J		1	ped o	<u></u>	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
1	≥			,	Ē	0		₩		\vdash				ļ		L		<u> </u>	<u> </u>	<u> </u>	<u> </u>						$oxed{oxed}$		L		
	Ö		+	1	ogra rall	1 2		-	 		_	-	-	├				├	!	<u> </u>	_	<u> </u>	-			ļ			<u> </u>		
	1		1		ž Ş	3	1	├		-		-		-		-		-	 	-	-	_	 		<u> </u>		├	H			-
	2	ة خ		S	larit ter (l	4	 	├		\vdash		\vdash	-	 		-		├-		┢	-	ļ	▎┝	_		-	-		-		
	15	Active High	, I	NOTES	₽ B	5		 	-	Н				<u> </u>		<u> </u>	_	\vdash		\vdash			-	_		 	\vdash	-	_		
1	0	•	ĺ	ž	- 0	6																									
1	\vdash		┿	╄		7	<u> </u>	ļ		\sqcup		-																			
]		۵ م		•	Ë	8	 	ļ			_	ļ.,	_			<u> </u>		ļ	L	<u> </u>	<u> </u>					_	L				<u> </u>
ES		Prod. Term Not Present in FP	Ð		Pe	10	├		├	\vdash		 	-	-		-	-		<u> </u>		-							-	-		
æ	z	ern	• (period)		larıt sed l	11	+	 	-	\vdash	-	├		_	-	-	_	-	┢				╽┝			-	-		—		\vdash
ΙZ	읟	Tes	l g		og ja	, 12	 	 		H		\vdash	-	-		-		<u> </u>			 		 	\dashv		_	-		-		-
12	힣	rod Pre	•		uts o	13	1											\vdash		\vdash			╽┝								_
ᆸ	5	<u> </u>			of o	14																									
۲	1		П	1.	ent -	15																									
Σ	3	3 ہے			end	16	ļ	<u> </u>	<u> </u>	\sqcup	<u> </u>		_			_	ļ	_	_	<u> </u>						<u> </u>		Щ			
Ιğ	OUTPUT FUNCTION	Ter i	1_		idep for L	17	ļ :	-	_	\vdash \dashv	<u> </u>	<u> </u>	<u> </u>			<u> </u>	ļ	<u> </u>	ļ	_	<u> </u>	ļ <u>.</u>				<u> </u>	ļ				
PROGRAM TABLE ENTRIES		Prod. Term Present in Fp	4	1	Entries independent of output polarity Enter (A) for unused outputs of used P-terms	18 19	-		-	\vdash	_	-				-	-	-	-	<u> </u>	-		-			-	-	<u> </u>	<u> </u>		-
l E		Pro res		ES,	nte.	20				Н		_			_	-		\vdash		_	-		l ⊦				\vdash				
1				NOTES	- Z	21	\vdash					_				-		_			\vdash	_									_
1		·	+	╁		22																									
1		ē	_			23																									
		Ca	ash		sed	24				Ш		L_				_										_					
	INPUT VARIABLE	Don't Care	- (dash)		Enter (-) for unused inputs of used P-terms	25	-	_						\vdash	L								-	_			-				
	₹	å			onts	26 27	-	-	-					\vdash		-	-		-		-		-			-	-				-
	Ā		↓_	1	Ĕ	28	-			-				\vdash	-	-		-	Н		<u> </u>		-			-	-				
1	>	E			esn	29											_														-
	2	1=	-		5	30																									
1	Z		\vdash	ł	ر ک	31																									
		<u>E</u>	I	NOTE	Enter (-) f P-terms	32	_																,								<u> </u>
		=	-	Ž	щď	33 34			<u> </u>								-	-					-			<u> </u>			-		<u> </u>
			1	l		35	\vdash					-		-		-	-	-			-		-				-	L			<u> </u>
Г		1 1	ــــــــــــــــــــــــــــــــــــــ	<u> </u>	1	36	-		_	Н	\vdash	\vdash			-	-	_	-			-		-	\dashv		-		_	-		-
1						37	-								-								T								<u> </u>
			- 1	- 1		38																									
		&	ļ		DATE	39																									
		CF (XXXX)		ļ	Ā	40		\sqcup		\sqcup	<u> </u>				<u> </u>	Щ.		\sqcup	Щ				-			<u> </u>		_	<u> </u>		ļ
1		×		- 1		41				-	ļ				_		_	-			-		-	_					-		<u> </u>
1		5			İ	43		-							-		_	-	_	_	-		-	-		-		-		_	<u> </u>
1			-		>	44				\neg					-	-	-	\vdash			\vdash		-		_	_					
			- 1		REV	45	Н			\neg							-									-			<u> </u>		-
			#	1		46																									
1	1		Ä	J		47	Н			\neg									П		П										
			9	TS			ᆏ	_			Ţ		_		\Box	_		F	Ħ		١Ţ	,		╗	_		1	_		1	1
		 * *	LIZE	PAR		PIN NO.	0	1	2	3	2	5	2 6	7	2	3	4	5	6	7	8	9		0	1	1 2	1 3	1 5	1 6	1	1 8
	CUSTOMER NAME	PURCHASE ORDER # SIGNETICS DEVICE #	CUSTOMER SYMBOLIZED PART #	TOTAL NUMBER OF PARTS	PROGRAM TABLE#	VARIABLE NAME																									

82\$100 (T.S.)82\$101 (O.C.)

INTEGRATED FUSE LOGIC **SERIES 28**

TWX TAPE CODING

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 3399283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

$\langle $	LEADER (C/R)	(CTRL)	MAIN HEADING	(C/R) MIN.	HEADING	RUBOUTS MIN.	PROGRAM TABLE DATA (1)	25 (C/R) MIN.	HEADING	RUBOUTS MIN.	PROGRAM TABLE DATA (N)	TRAILERK (C/R)
	he MAIN whether u			he begir	nning of tap	e includes t	he following info	rmation,	with each e	ntry preced	ed by a (\$) chara	cter,
									•			
					ontain spec ether used		ition pertinent t	each P	rogram Tal	ole as follo	ws, with each e	entry
1	. Signetics	Devi	ce No				4. I	Date				
2	. Program	Table	e No				5. (Customer	Symbolized	Part No		
3	. Revision						6. I	Number o	f Parts			<u> </u>
t i	oody of the dentifiers START OF	ne da: s in a DATA	ta consists ccordance	s of Outpe with the STAR	put Active L he following T OF DATA FII	.evel, Produ g sequence	d with an STX cl ict Term, and Ou :					
STX	ACT (8	OF DIELD TIVE L DENTII IVE LE DIGIT	ATA EVEL FIER EVEL DATA FS, H/L)		(2 DE STAF INPI	NDATORY) OT TERM NUM CIMAL DIGITS RT OF DATA F UT VARIABLE PUT VARIABLE (16 DIGITS, H	ELD IDENTIFIER E DATA /L/-)	OUTPUT OUTPUT (8 E		ATA INPU	T AND OUTPUT DA PRODUCT TERMS	USED

Entries for the 3 Data Fields are determined in accordance with the following Table:

	INPUT	VARIABLE
Im	Ī _m	Don't Care
Н	L	— (dash)

OUTPUT	FUNCTION
Product term present in Fp	Product term not present in Fp
A	• (period)

OUTPUT ACTIVE LEVEL	
Active high	Active low
Н	L

NOTE

Enter (-) for unused inputs of used P-terms.

- 1. Entries independent of output polarity.
- 2. Enter (A) for unused outputs of used P-terms.
- NOTES
- 1. Polarity programmed once only.

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

NOTES

- Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
- entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
- To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups.
- Comments are allowed between data fields, provided that an asterisk (*) is not used in any Heading or Comment entry.

BIPOLAR MEMORY DIVISION MAY 1981

FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

82S100 (T.S.)82S101 (O.C.)

INTEGRATED FUSE LOGIC SERIES 28

TYPICAL APPLICATIONS

