

MSP430FR57xx, MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Bootloader (BSL)

The bootloader (BSL, formerly known as the bootstrap loader) provides a method to program memory during MSP430™ MCU project development and updates. It can be activated by a utility that sends commands using a serial protocol. The BSL enables the user to control the activity of the MSP430 and to exchange data using a personal computer or other device.

Contents

1	Introduction
2	Overview of BSL Features
3	BSL Architecture
4	BSL Protocol
5	Customizing the BSL
6	Bootloader Versions
	List of Figures
1	Standard RESET Sequence
2	BSL Entry Sequence at Shared JTAG Pins
3	Example BSL Version
4	Flowchart
	List of Tables
1	BSL Overview
2	BSL Physical Interface Location in TLV
3	UART BSL Pins
4	I ² C BSL Pins
5	BSL Data Packet
6	UART BSL Command
7	UART BSL Response
8	UART Error Messages1
9	UART BSL Core Commands
10	RX Data Block
11	RX Password
12	I ² C BSL Command
13	I ² C BSL Response
14	I ² C Error Messages
15	I ² C BSL Core Commands
16	BSL Response Interface
17	BSL Core Responses
18	BSL Core Messages



Introduction www.ti.com

1 Introduction

The MSP430 BSL enables users to communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (FRAM memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with the bootstrap loader programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP.

To use the bootloader, a specific BSL entry sequence must be applied. An added sequence of commands initiates the desired function. A boot-loading session can be exited by continuing operation at a defined user program address or by the reset condition.

If the device is secured by disabling JTAG, it is still possible to use the BSL. Access to the MSP430 memory through the BSL is protected against misuse by a user-defined password.

To avoid accidental overwriting of the BSL code, the code is stored in a secure ROM memory location. To prevent unwanted source readout, any BSL command that directly or indirectly allows data reading is password protected. For more information about password protected commands, see Section 4.2.

To invoke the bootloader, a BSL entry sequence must be applied to dedicated pins. After that, the BSL header character, followed by the data frame of a specific command, initiates the desired function.

1.1 BSL Limitations

The BSL in the FR57xx, FR58xx, FR59xx, FR68xx, and FR69xx family has two differences when compared to the BSL in other MSP430 families. First, these BSLs are stored in read-only memory (ROM) and cannot be customized like some F5xx and F6xx family devices, where the BSL is stored in flash. Second, FR58xx, FR59xx, FR68xx, and FR69xx devices can have either a UART or I²C BSL. A device can only have one of these serial interfaces, and it cannot be changed. See Section 3.1 for more information about how to determine the interface used by the BSL. See Section 5 for information about how to customize the BSL.

1.2 Other Useful Documentation

MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide

MSP430FR57xx Family User's Guide

MSP430FR573x Mixed-Signal Microcontrollers data sheet

MSP430FR572x Mixed-Signal Microcontrollers data sheet

MSP430FR59xx Mixed-Signal Microcontrollers data sheet

MSP430FR58xx Mixed-Signal Microcontrollers data sheet

MSP430FR698x(1). MSP430FR598x(1) Mixed-Signal Microcontrollers data sheet

MSP430 Programming With the Bootloader

Creating a Custom Flash-Based Bootloader

MSP BSL Tool Folder

TI E2E™ Community



www.ti.com Overview of BSL Features

2 Overview of BSL Features

Table 1 summarizes the BSL features of the MSP devices, organized by device family.

Table 1. BSL Overview

						MSF	P430				MSP432
			G2xx0,	F1xx,	F5xx,	F6xx	FR5xx	FR6xx			
			G2xx1, G2xx2, I20xx	F2xx, F4xx, G2xx3	Non- USB	USB	Factory	Crypto- Boot- loader ⁽¹⁾	FR2x33, FR231x	FR413x, FR211x ROM 1KB	P401R
	Peripheral conf UART I²C SPI USB '1xx, 2xx, 4xx' p '5xx, 6xx' protoc Entry sequence on I/Os Empty reset ver Calling BSL fro Invalid or incom Hardware Software(1) Password prote Mass erase on Completely disc erasing the BSI BSL payload er Update of IP pr	e	No BSL	ROM	Flash ⁽²⁾	Flash (2)	ROM	FRAM	ROM	ROM	Flash ⁽²⁾
	BSL memory size	Э	N/A	1KB	2KB	2KB	2KB	4K	3KB	1KB	8KB
<u>8</u>	Peripheral config	ured by TLV					1	1			1
General	UART			1	1		1	1	1	1	1
Ö	I ² C				1		1	1	1		1
	SPI										1
	USB					1					
0	'1xx, 2xx, 4xx' pro	otocol		1							
Protocol	'5xx, 6xx' protoco	ol			1	1	1	1	1	1	1
_		Sequence on TEST/RST		1	1		1	1	1	1	
nisr		PUR pin tied to V _{USB}				1					
cha	011 1/03	Sequence on defined I/O						1			1
m é	Empty reset vect	or invoke BSL				1		1	1		1
Voke	Calling BSL from	software application		1	1	1	1	1	1	1	1
=	Invalid or incomp	lete application						1			
		MSP-BSL 'Rocket'		1	1		1	1	1	FR211x ROM 1KB	1
E	Hardware	MSP-FET		1	1		1	1	1	1	√ (3)
odd		USB cable				1					
s Su		BSL Scripter			1	1	1	1	1	1	1
00	Software ⁽¹⁾	BSLDEMO		1							
	Command	MSPBSL library		1	UART only	1	UART only			1	
	Password protect	tion		32 byte	32 byte ⁽⁴⁾	32 byte	32 byte		32 byte	32 byte	256 byte
	Mass erase on in	correct password ⁽⁵⁾		1	1	1	✓		1	1	✓
Security	Completely disable erasing the BSL	ole the BSL using signature or			1	✓	1	1	1	1	1
ၓ	BSL payload end	ryption						1			√ ⁽⁶⁾
		tected regions through boot									1
	Authenticated en	cryption						1			
	Additional securit	ty						√ ⁽⁷⁾		1KB	

⁽¹⁾ All BSL software collateral (application, examples, source code, and firmware images) is available in the <u>BSL tool folder</u>. The MSP430 USB developers package includes additional USB BSL sample applications.

⁽²⁾ BSL in flash memory allows to replace the BSL with a custom version.

⁽³⁾ MSP-FET supports UART and I²C BSL communication only.

⁽⁴⁾ F543x (non A) has a 16-byte password.

⁽⁵⁾ Some devices can disable mass erase on incorrect password. See the device family user's guide.

⁽⁶⁾ The decryption of the payload is performed by the device bootcode.

⁽⁷⁾ Firmware validation through CRC.



BSL Architecture www.ti.com

3 BSL Architecture

3.1 Physical Interface

The FR58xx, FR59xx, FR68xx, and FR69xx BSL implements either a UART or I²C serial interface. The FR57xx implements UART only. The peripheral interface used depends on the selected device and can be found in the device-specific data sheet. This information is also part of the TLV table, which is used by the BSL to select the correct interface. Table 2 shows the addresses of the interface information in the Device Descriptor Info (TLV).

Table 2. BSL Physical Interface Location in TLV

Information	Address
BSL Peripheral Interface	0x1A42
BSL Peripheral Configuration	0x1A43

3.1.1 **UART BSL**

The UART serial interface is used for the BSL when the BSL Peripheral Interface stored in the TLV table is equal to zero. The BSL Peripheral Configuration parameter is not used for UART.

3.1.1.1 UART Hardware Pin Information

Table 3 shows the pins that are used for communication by the UART BSL.

Table 3. UART BSL Pins

Function	Pin Name
Data Transmit	P2.0/UCA0TXD
Data Receive	P2.1/UCA0RXD

3.1.1.2 UART Protocol Definition

The UART protocol used by the BSL is defined as:

- Baud rate is configured to start at 9600 baud in half-duplex mode (one sender at a time).
- Start bit, 8 data bits (LSB first), an even parity bit, 1 stop bit.
- Handshake is performed by an acknowledge character.
- Minimum time delay before sending new characters after characters have been received from the MSP430 BSL is 1.2 ms.

NOTE: Applying baud rates other than 9600 baud at initialization may result in communication problems.

3.1.2 I2C BSL

The I²C serial interface is used for the BSL when the BSL Peripheral Interface stored in the TLV table is equal to one. The BSL Peripheral Configuration stores the I²C slave address used to address the BSL device as a slave.



www.ti.com BSL Architecture

3.1.2.1 PC Hardware Pin Information

Table 4 shows the pins that are used for communication by the I²C BSL.

Table 4. I²C BSL Pins

Function	Pin Name
SDA	P1.6/UCB0SDA
SCL	P1.7/UCB0SCL

3.1.2.2 fC Protocol Definition

The I²C protocol used by the BSL is defined as:

- Master must request data from BSL slave.
- 7-bit addressing mode is used, and the slave listens to address 0x48.
- Handshake is performed by an acknowledge character in addition to the hardware ACK.
- Minimum time delay before sending new characters after characters have been received from the MSP430 BSL is 1.2 ms.
- Repeated starts are not required by the BSL but can be used.

3.2 BSL Memory

3.2.1 BSL Memory Layout

The BSL memory is a 2-kilobyte section of read only memory (ROM) and cannot be customized. The BSL is located between addresses 0x1000 and 0x17FF.

3.2.1.1 BSL Z-Area

When protected, the BSL memory cannot be read or jumped into from a location external to BSL memory. This makes the BSL more secure and prevents erroneous BSL execution. However, if the entire BSL memory space were protected in this way, it would also mean that user application code could not call the BSL in any way, such as an intentional BSL startup or using certain public BSL functions.

The Z-Area is a special section of memory designed to allow for a protected BSL to be publically accessible in a controlled way. The Z-Area is a section of BSL memory between addresses 0x1000 and 0x100F that can be jumped to and read by external application code. It functions as a gateway from which a jump can be performed to any location within the BSL memory. The default TI BSL uses this area for jumps to the start of the BSL and for jumps into BSL public functions.

3.2.2 BSL Memory Considerations

The FR57xx, FR58xx, FR68xx, FR68xx, and FR69xx BSL partially clear all RAM contents at the beginning of BSL initialization to prevent reading out any application data or code that may reside there. After initialization, the BSL uses RAM between the addresses 0x1C00 and 0x1FFF for data buffer and local variables. When invoking the BSL from a main application, any RAM contents may be lost.

3.3 BSL Invocation

There are two methods of BSL invocation. The BSL can be called by application software (see Section 3.3.1), or it can be called by the device boot-code by applying a hardware entry sequence (see Section 3.3.2).

3.3.1 Software BSL Invocation

The BSL Z-Area is a small section of memory that can be read and invoked from application code. It is located at memory addresses 0x1000 to 0x100F.



BSL Architecture www.ti.com

Starting the BSL From an External Software Application 3.3.1.1

Memory location 0x1000 contains a jump instruction pointing to the BSL start and can be used to invoke the BSL from a running application by setting the program counter to 0x1000. The stack is always reset, and RAM is cleared. Interrupts are not disabled by the BSL and should be disabled by the application before invoking the BSL.

The location 0x1000 may be called as a C function, as in the following example code:

```
_disable_interrupt();
                          // disable interrupts
((void (*)())0x1000)();
                          // jump to BSL
```

NOTE: The BSL on MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx must be executed with a maximum frequency of 8 MHz. If the device operates at frequencies higher than 8 MHz, the MCLK frequency must be set to 8 MHz or lower before calling the BSL.

BSL Action 3.3.1.2

Memory location 0x1002 contains a jump to the "BSL Action" function. To invoke the action function, three parameters are needed. The first parameter is a number describing which function, and the other two parameters are known values that indicate that the function was called intentionally.

R12: The function number

R13: 0xDEAD R14: 0xBEEF

The Wolverine family BSL always executes BSL Action function 2 regardless of the function number argument.

3.3.1.2.1 **BSL Action Function 2**

Function number: 2

Function Name: Return to BSL

Description: Any supplied function number calls the return to BSL function. This function can be

used if the BSL has written a program into FRAM or RAM, started that program by "Set PC", and then the program needs to return to the BSL. This function executes

the following code:

```
RETURN_TO_BSL
    POP.W RET_low
                    ; remove first word from return addr
    POP.W RET high ; remove second word from return addr
                     ; should now return to the BSL location
```

3.3.2 **Hardware BSL Invocation**

Applying an appropriate entry sequence on the RST/NMI and TEST pins forces the MSP430 to start program execution at the BSL RESET vector instead of at the RESET vector located at address FFFEh.

If the application interfaces with a computer UART, these two pins may be driven by the DTR and RTS signals of the serial communication port (RS232) after passing level shifters. See the Hardware Description section of MSP430 Programming With the Bootloader (BSL) for hardware schematics. The standard user reset vector at 0xFFFE is used if TEST is kept low while RST/NMI rises from low to high (standard method, see Figure 1).



www.ti.com BSL Architecture





Figure 1. Standard RESET Sequence

The BSL program execution starts when the TEST pin has received a minimum of two positive transitions and if TEST is high while \overline{RST}/NMI rises from low to high (BSL entry method, see Figure 2). This level transition triggering improves BSL startup reliability. The first high level of the TEST pin must be at least t_{SRW} En (see device-specific data sheet for t_{SRW} En parameter).



NOTE: The recommended minimum time for pin states is 250 ns.

Figure 2. BSL Entry Sequence at Shared JTAG Pins

The TEST signal is typically used to switch the port pins between their application function and the JTAG function. In devices with BSL functionality, the TEST and RST/NMI pins are also used to invoke the BSL. To invoke the BSL, the RST/NMI pin must be configured as RST and must be kept low while pulling the TEST pin high and while applying the next two edges (falling, rising) on the TEST pin. The BSL is started after the TEST pin is held low after the RST/NMI pin is released (see Figure 2).

The BSL is not started by the BSL RESET vector if:

- There are fewer than two positive edges at the TEST pin while RST/NMI is low.
- JTAG has control over the MSP430 resources.
- Supply voltage, V_{CC}, drops below its threshold, and a power-on reset (POR) is executed.
- RST/NMI pin is configured for NMI functionality (NMI bit is set).

3.4 BSL Version Number

The BSL version number can be requested by a host programmer using the TX BSL Version command (see Section 4.3.3.7 for more information).

Byte1: BSL Vendor information

TI BSL is always 0x00. Non-TI BSLs may use this area in another manner.

Byte 2: Command Interpreter Version

The version number for the section of code that interprets BSL core commands.

Byte 3: API Version

The version number for the section of code that reads and writes to MSP430 memory.

Reserved bits:

0x00-0x0F: Indicates that this BSL API interfaces with flash.

0x30-0x3F: Indicates that this BSL API interfaces with FRAM.

0x80-0x8F: Indicates that this BSL can only execute the following commands:

RX Data Block Fast (and can only write to RAM)

RX Password

Set PC



Byte 4: Peripheral Interface Version

The version number for the section of code that manages communication.

Reserved numbers:

0x00-0x2F: Indicates a Timer_A based UART

0x30-0x4F: Indicates USB

0x50-0x6F: Indicates USCI based UART 0x70-0x8F: Indicates eUSCI based UART 0x90-0x9F: Indicates USCI based I²C 0xA0-0xAF: Indicates eUSCI based I²C

0xB0-0xBF: Indicates combined eUSCI I2C and UART




Figure 3. Example BSL Version

4 BSL Protocol

4.1 BSL Data Packet

The BSL data packet has a layered structure. The BSL core command contains the actual command data to be processed by the BSL. In addition the standard BSL commands, there can be wrapper data before and after each core command known as the peripheral interface code (PI Code). This wrapper data is information that is specific to the peripheral and protocol being used, and it contains information that allows for correct transmission of the BSL core command. Taken together, the wrapper and core command constitute a BSL data packet.

Table 5. BSL Data Packet

Trede Bol Golfmand Trede		PI Code	BSL Core Command	PI Code
--------------------------	--	---------	------------------	---------

4.2 BSL Security

4.2.1 Protected Commands

To protect data within the device, most core commands are protected. A protected command is successfully complete only after the device has been unlocked by sending the RX Password command with the correct password. In addition, commands specific to the peripheral interface are not protected.

4.2.2 RAM Erase

At startup, the BSL performs a RAM erase, writing a constant word to certain RAM locations in a device. Usually these are the smallest shared RAM addresses within a family.

See Section 6 for information about the RAM addresses that are erased.



4.2.3 BSL Entry

The BSL can only be accessed from the Z-Area at the beginning of the BSL. This restricts the BSL operation to a few controlled entry points. Read and execute access to the rest of the BSL code is not possible.

See Section 3.2.1.1 for more information about the Z-Area.

4.3 UART Peripheral Interface (PI)

4.3.1 UART Peripheral Interface Wrapper

The FR57xx, FR58xx, FR59xx, FR68xx and FR69xx UART BSL protocol interface is implemented in multiple packets. The first packet is transmitted to the BSL device and contains the BSL Core Command and its wrapper. This has the format shown in Table 6. The second packet is received from the BSL device and contains the BSL acknowledgment and the BSL Core Response if one is required by the BSL Core Command that was sent (see Table 9 for more information about what commands return a BSL Core Response). The BSL response is shown in Table 7.

Table 6. UART BSL Command

Header	Length	Length	BSL Core Command	CKL	СКН
0x80	NL	NH	See Table 9	CKL	CKH

Table 7. UART BSL Response

Acknowledgment	Header	Length	Length	BSL Core Response ⁽¹⁾	CKL	СКН
ACK from BSL	0x80	NL	NH	See Table 17	CKL	CKH

⁽¹⁾ BSL Core Response is not always included.

The BSL acknowledgment indicates any errors in the first packet. If a response other than ACK is received, the BSL Core Response is not sent. It is important that the host programmer check this first byte to determine if more data will be sent.

CKL, CKH

CRC checksum high and low bytes. The checksum is computed on bytes in BSL core command section only. The BSL uses CRC-CCITT for the checksum and computes it using the MSP430 CRC module (see the CRC chapter of the <u>MSP430FR58xx, MSP430FR59xx, MSP430FR68xx and MSP430FR69xx Family User's Guide</u> for more details about the CRC hardware).

NL, NH

Number of bytes in BSL core data packet, broken into high and low bytes.

ACK

Sent by the BSL after the packet is received to acknowledge receiving the data correctly. This does not imply the BSL core data is a correct command or that it was executed correctly. ACK signifies only that the packet was formatted as expected and had a correct checksum.

4.3.2 UART BSL Acknowledgment

The peripheral interface section of the BSL software parses the wrapper section of the BSL data packet. If there are errors with the data transmission, an error message is sent immediately. An ACK is sent after all data has been successfully received and does not mean that the command has been correctly executed (or even that the command was valid) but, rather, that the data packet was formatted correctly and passed on to the BSL core software for interpretation.

The BSL protocol dictates that every BSL data packet sent is responded to with a single byte acknowledgment in addition to any BSL data packets that are sent. Table 8 lists all possible acknowledgment responses from the BSL. If an acknowledgment byte other than ACK is sent, the BSL does not send any BSL data packets. The host programmer needs to check the acknowledgment error and retry transmission.



Table 8. UART Error Messages

Data	Meaning
0x00	ACK
0x51	Header incorrect. The packet did not begin with the required value of 0x80.
0x52	Checksum incorrect. The packet did not have the correct checksum value.
0x53	Packet size zero. The size for the BSL core command was given as 0.
0x54	Packet size exceeds buffer. The packet size given is too big for the RX buffer.
0x55	Unknown error
0x56	Unknown baud rate. The supplied data for baud rate change is not a known value.

4.3.3 UART BSL Core Commands

Table 9 shows the format of the BSL core commands. All numbers are in hexadecimal format.

Table 9. UART BSL Core Commands

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
RX Data Block	Yes	0x10	(AL)	(AM)	(AH)	D1Dn	Yes
RX Password	No	0x11	_	_	-	D1D32	Yes
Mass Erase	No	0x15	-	-	-	_	No
CRC Check	Yes	0x16	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes
Load PC	Yes	0x17	(AL)	(AM)	(AH)	_	No
TX Data Block	Yes	0x18	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes
TX BSL Version	Yes	0x19	-	-	-	_	Yes
RX Data Block Fast	Yes	0x1B	(AL)	(AM)	(AH)	D1Dn	No
Change Baud Rate	No	0x52	_	_	_	D1	No

AL, AM, AH

Address bytes. The low, middle, and upper bytes, respectively, of an address.

D1...Dn

Data bytes 1 through n (Note: n must be 4 less than the BSL buffer size.)

Length

A byte containing a value from 1 to 255 describing the number of bytes to be transmitted or used in a CRC. In the case of multiple length bytes, they are combined together as described to form a larger value describing the number of required bytes.

No data required. No delay should be given, and any subsequently required data should be sent as the immediate next byte.



4.3.3.1 RX Data Block

Table 10 shows the RX data block format.

Table 10. RX Data Block

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
RX Data Block	Yes	0x10	(AL)	(AM)	(AH)	D1Dn	Yes

Description

The BSL core writes bytes D1 through Dn starting from the location specified in the address fields. This command differs from RX Data Block Fast in the fact that it returns the status of the write operation.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x10

Command Address

Address where the received data should be written.

Command Data

Command consists of the data D1 through Dn to be written. The command consists of n bytes, where n has maximum 256.

Command Returns

BSL acknowledgment and a BSL core response with the status of the operation.

See Section 4.5 for more information on BSL core responses.

Command Example

Write data 0x76543210 to address 0x010000:

Header	Length	Length	CMD	AL	AM	AH	D1	D2	D3	D4	CKL	CKH
0x80	0x08	0x00	0x10	0x00	0x00	0x01	0x10	0x32	0x54	0x76	0x93	0xCA

BSL response for a successful data write:

ACK	Header	Length	Length	CMD	MSG	CKL	CKH
0x00	0x80	0x02	0x00	0x3B	0x00	0x60	0xC4



4.3.3.2 RX Password

Table 11 shows the RX password format.

Table 11. RX Password

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
RX Password	No	0x11	_	_	_	D1D32	Yes

Description

The BSL core receives the password contained in the packet and unlocks the BSL protected commands if the password matches the top 16 words in the BSL interrupt vector table (located between addresses 0xFFE0 and 0xFFFF). When an incorrect password is given, a mass erase is initiated. This means all code flash is erased, but not Information Memory.

When a mass erase is performed, the password is always be 0xFF for all bytes. This is commonly used to gain access to an empty device or to load a new application to a locked device without password.

The mass erase security feature can be disabled by setting the BSL signatures as described in the corresponding family user's guide (see Section 1.2).

Protection

This command is not password protected.

Command

0x11

Command Address

N/A

Command Data

The command data is 32 bytes long and contains the device password.

Command Returns

BSL acknowledgment and a BSL core response with the status of the operation.

See Section 4.5 for more information on BSL core responses.

If a mass erase is initiated, no command is returned.

Command Example

Unlock a blank device:

Header	Length	Length	CMD	D1	D2	D3	D4	D5	D6
0x80	0x21	0x00	0x11	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF

D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
0xFF									

D17	D18	D19	D20	D21	D22	D23	D24	D25	D26
0xFF									

D27	D28	D29	D30	D31	D32	CKL	CKH
0xFF	0xFF	0xFF	0xFF	0xFF	0xFF	0x9E	0xE6

BSL response for a successful password:

ACK	Header	Length	Length	CMD	MSG	CKL	CKH
0x00	0x80	0x02	0x00	0x3B	0x00	0x60	0xC4



4.3.3.3 Mass Erase

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
Mass Erase	No	0x15	_	ı	_	I	No

Description

All code FRAM in the MSP430 is erased. This function does not erase Information Memory and RAM.

Protection

This command is not password protected.

Command

0x15

Command Address

N/A

Command Data

N/A

Command Returns

Mass erase resets the device and returns no command.

Command Example

Initiate a mass erase:

Header	Length	Length	CMD	CKL	CKH
0x80	0x01	0x00	0x15	0x64	0xA3

BSL does not respond after a mass erase command.



4.3.3.4 CRC Check

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
CRC Check	Yes	0x16	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes

Description

The MSP430 performs a 16-bit CRC check using the CCITT standard. The address given is the first byte of the CRC check. Two bytes are used for the length.

See the CRC chapter of the <u>MSP430FR58xx</u>, <u>MSP430FR59xx</u>, <u>MSP430FR68xx</u> and <u>MSP430FR69xx</u> Family User's Guide for more details on the CRC that is used.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x16

Command Address

Address to begin the CRC check.

Command Data

The 16-bit length of the CRC check. D1 is the low byte of the length, and D2 is the high byte of the length.

Command Returns

BSL acknowledgment and a BSL core response with the CRC value.

See Section 4.5 for more information on BSL core responses.

Command Example

Perform a CRC check from address 0x4400 to 0x4800 (size of 1024):

Header	Length	Length	CMD	AL	AM	AH	D1	D2	CKL	CKH
0x80	0x06	0x00	0x16	0x00	0x44	0x00	0x00	0x04	0x9C	0x7D

BSL response where 0x55 is the low byte of the calculated checksum and 0xAA is the high byte of the calculated checksum:

ACK	Header	Length	Length	CMD	D1	D2	CKL	CKH
0x00	0x80	0x03	0x00	0x3A	0x55	0xAA	0x12	0x2B



4.3.3.5 Load PC

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
Load PC	Yes	0x17	(AL)	(AM)	(AH)	_	Yes

Description

Causes the BSL to begin execution at the given address using a CALLA instruction. As BSL code is immediately exited with this instruction, no core response can be expected.

The BSL can be returned to by the main application using the BSL Action function 2, Return to BSL. See Section 3.3.1 for more information.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x17

Command Address

Address to set the Program Counter.

Command Data

N/A

Command Returns

BSL acknowledgment and a BSL core response with the status of the operation.

Load PC always return success or a BSL locked status. This status is sent only if the main application returns to the BSL.

See Section 4.5 for more information on BSL core responses.

Command Example

Set program counter to 0x4400:

Header	Length	Length	CMD	AL	AM	AH	CKL	CKH
0x80	0x04	0x00	0x17	0x00	0x44	0x00	0x42	0x0F

The BSL does not respond after the application gains control.



4.3.3.6 TX Data Block

BSL Command	Protected	CMD	AL	АМ	АН	Data	BSL Core Response
TX Data Block	Yes	0x18	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes

Description

The BSL transmits data starting at the command address and with size command data. This command initiates multiple packets if the size is greater than or equal to the buffer size.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x18

Command Address

Address to begin transmitting data from.

Command Data

The 16-bit length of the data to transmit. D1 is the low byte of the length, and D2 is the high byte of the length.

Command Returns

BSL acknowledgment and a BSL core response with n data packets where n is:

$$n = \text{ceiling}\left(\frac{length}{buffersize - 1}\right)$$

For example, if 512 bytes are requested with a buffer size of 260, the BSL sends two packets—the first packet with a length of 259 and the second with a length of 253.

See Section 4.5 for more information on BSL core responses.

Command Example

Transmit 4 bytes of data from RAM address 0x1C00:

Header	Length	Length	CMD	AL	AM	АН	D1	D2	CKL	CKH
0x80	0x06	0x00	0x18	0x00	0x1C	0x00	0x04	0x00	0x87	0x81

BSL response where D1..D4 are the data bytes requested:

ACK	Header	Length	Length	CMD	D1	D2	D3	D4	CKL	CKH
0x00	0x80	0x05	0x00	0x3A	0x11	0x33	0x55	0x77	0x90	0x55



4.3.3.7 TX BSL Version

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
TX BSL Version	Yes	0x19	_	_	_	-	Yes

Description

BSL transmits its version information (see Section 3.4 for more details).

Protection

This command is password protected and fails if the password has not been sent.

Command

0x19

Command Address

N/A

Command Data

N/A

Command Returns

BSL acknowledgment and a BSL core response with its version number. The data is transmitted as it appears in memory with the following data bytes:

Version Byte	Data Byte
BSL Vendor	D1
Command Interpreter	D2
API	D3
Peripheral Interface	D4

See Section 4.5 for more information on BSL core responses.

Command Example

Request the BSL version:

Header	Length	Length	CMD	CKL	CKH
0x80	0x01	0x00	0x19	0xE8	0x62

BSL response (version 00.07.34.B2 of the BSL):

	ACK	Header	Length	Length	CMD	D1	D2	D3	D4	CKL	CKH
(00x0	0x80	0x05	0x00	0x3A	0x00	0x07	0x34	0xB2	0x14	0x90



4.3.3.8 RX Data Block Fast

BSL Command	Protected	CMD	AL	АМ	АН	Data	BSL Core Response
RX Data Block Fast	Yes	0x1B	(AL)	(AM)	(AH)	D1Dn	No

Description

This command is identical to RX Data Block, except there is no reply indicating the data was correctly programmed. It is used primarily to speed up USB programming on the MSP430F5xx and MSP430F6xx family of devices.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x1B

Command Address

Address to write the received data to.

Command Data

Command consists of the data D1 through Dn to be written. The command consists of n bytes, where n has maximum 256.

Command Returns

BSL acknowledgment

Command Example

Write data 0x76543210 to address 0x010000:

Header	Length	Length	CMD	AL	AM	AH	D1	D2	D3	D4	CKL	CKH
0x80	0x08	0x00	0x1B	0x00	0x00	0x01	0x10	0x32	0x54	0x76	0x3C	0x1C

BSL Response:

ACK	
0x00	



4.3.3.9 Change Baud Rate

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
Change Baud Rate	No	0x52	1	_	_	D1	No

Description

This command changes the baud rate for all subsequently received data packets. The command is acknowledged with either a single ACK or an error byte sent with the old baud rate before changing to the new one. No subsequent message packets can be expected.

Protection

This command is not password protected.

Command

0x52

Command Address

N/A

Command Data

Single byte, D1, that specifies the new baud rate to use.

D1	Baud Rate
0x02	9600
0x03	19200
0x04	38400
0x05	57600
0x06	115200

Command Returns

BSL acknowledgment

Command Example

Change baud rate to 115200:

Header	Length	Length	CMD	D1	CKL	CKH
0x80	0x02	0x00	0x52	0x06	0x14	0x15

BSL Response:

ACK	
0x00	



4.4 fC Peripheral Interface (PI)

4.4.1 I²C Peripheral Interface Wrapper

The FR58xx, FR59xx, FR68xx, and FR69xx I²C BSL protocol interface is implemented in multiple packets. The first packet is sent as a write request to the BSL slave address and contains the BSL Core Command and its wrapper. This has the format shown in Table 12. The second packet is sent as a read request to the BSL slave address and contains the BSL acknowledgment and the BSL Core Response if one is required by the BSL Core Command that was sent (see Table 15 for more information about what commands return a BSL Core Response). Table 13 shows the format of this BSL response.

Table 12. I²C BSL Command

I2C	Header	Length	Length	BSL Core Command	CKL	СКН
S/A/W	0x80	NL	NH	See Table 15	CKL	CKH

Table 13. I²C BSL Response

I2C	ACK	Header	Length	Length	ngth BSL Core Response ⁽¹⁾		СКН	I2C
S/A/R	ACK from BSL	0x80	NL	NH	See Table 16	CKL	СКН	STOP

⁽¹⁾ BSL Core Response is not always included.

The BSL acknowledgment indicates any errors in the first packet. If a response other than ACK is received, the BSL Core Response is **not** sent. It is important that the host programmer check this first byte to determine if more data will be sent.

CKL, CKH

CRC checksum high and low bytes. The checksum is computed on bytes in BSL core command section only. The CRC is computed using the MSP430 CRC module specification (see the CRC chapter of the <u>MSP430FR58xx</u>, <u>MSP430FR59xx</u>, <u>MSP430FR68xx</u> and <u>MSP430FR69xx</u> Family User's Guide for implementation details).

NL, NH

Number of bytes in BSL core data packet, broken into high and low bytes.

ACK

Sent by the BSL after the packet is received to acknowledge receiving the data correctly. This does not imply the BSL core data is a correct command or that it was executed correctly. ACK signifies only that the packet was formatted as expected and had a correct checksum.

S/A/W

I²C start sequence sent by the host programmer to the MSP430 BSL slave device. This sequence specifies that the host would like to start a write to the device with the specified slave address. See the eUSCI I²C mode chapter of the <u>MSP430FR58xx</u>, <u>MSP430FR59xx</u>, <u>MSP430FR68xx</u> and <u>MSP430FR69xx</u> Family User's Guide for more details on I²C communication.

S/A/R

I²C start or re-start sequence sent by the host programmer to the MSP430 BSL slave device. This sequence specifies that the host would like to start a read from the device with the specified slave address. This does not need to be a re-start, the host programmer can send a stop followed by another start. See the eUSCI I²C mode chapter of the <u>MSP430FR58xx</u>, <u>MSP430FR59xx</u>, <u>MSP430FR68xx and MSP430FR69xx Family User's Guide</u> for more details on I²C communication.

STOP

I²C stop bit indicating the end of an I²C read or write.



4.4.2 I²C BSL Acknowledgment

The peripheral interface section of the BSL software parses the wrapper section of the BSL data packet. The BSL responds after all data has been received and sends either an ACK indicating successful reception of the packet or one of several error codes. An ACK does not mean that the command has been correctly executed (or even that the command was valid) but, rather, that the data packet was formatted correctly and passed on to the BSL core software for interpretation. If an error occurs with the packet structure an error response is sent instead of an ACK to the host.

The BSL protocol dictates that every BSL data packet sent is responded to with a single byte acknowledgment in addition to any BSL data packets that are sent. Table 14 lists all possible acknowledgment responses from the BSL. If an acknowledgment byte other than ACK is sent, the BSL does not send any BSL data packets in response. The host programmer needs to check the acknowledgment error and retry transmission.

Data	Meaning
0x00	ACK
0x51	Header incorrect. The packet did not begin with the required 0x80 value.
0x52	Checksum incorrect. The packet did not have the correct checksum value
0x53	Packet size zero. The size for the BSL core command. was given as 0
0x54	Packet size exceeds buffer. The packet size given is too big for the RX buffer
0x55	Unknown error

Table 14. I²C Error Messages

4.4.3 I²C BSL Core Commands

The BSL core command is transmitted in the format shown in Table 15. All numbers are in hexadecimal format.

BSL Command	Protected	CMD	AL	АМ	АН	Data	BSL Core Response
RX Data Block	Yes	0x10	(AL)	(AM)	(AH)	D1Dn	Yes
RX Password	No	0x11	-	-	-	D1D32	Yes
Mass Erase	No	0x15	-	-	-	-	No
CRC Check	Yes	0x16	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes
Load PC	Yes	0x17	(AL)	(AM)	(AH)	_	Yes
TX Data Block	Yes	0x18	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes
TX BSL Version	Yes	0x19	-	-	-	-	Yes
RX Data Block Fast	Yes	0x1B	(AL)	(AM)	(AH)	D1Dn	No

Table 15. I²C BSL Core Commands

AL, AM, AH

Address bytes. The low, middle, and upper bytes, respectively, of an address.

D1 ... Dn

Data bytes 1 through n (Note: n must be 4 less than the BSL buffer size.)

Length

A byte containing a value from 1 to 255 describing the number of bytes to be transmitted or used in a CRC. In the case of multiple length bytes, they are combined together as described to form a larger value describing the number of required bytes.

No data required. No delay should be given, and any subsequently required data should be sent as the immediate next byte.



4.4.3.1 RX Data Block

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
RX Data Block	Yes	0x10	(AL)	(AM)	(AH)	D1Dn	Yes

Description

The BSL core writes bytes D1 through Dn starting from the location specified in the address fields. This command differs from RX Data Block Fast in that it returns the status of the write operation.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x10

Command Address

Address to write the received data to.

Command Data

Command consists of the data D1 through Dn to be written. The command consists of n bytes, where n has maximum 256.

Command Returns

BSL acknowledgment and a BSL core response with the status of the operation.

See Section 4.5 for more information on BSL core responses.

Command Example

Write data 0x76543210 to address 0x010000:

I2C	Header	Length	Length	CMD	AL	AM	AH	D1	D2	D3	D4	CKL	CKH
S/A/W	0x80	0x08	0x00	0x10	0x00	0x00	0x01	0x10	0x32	0x54	0x76	0x93	0xCA

BSL response for a successful data write:

I2C	ACK	Header	Length	Length	CMD	MSG	CKL	CKH	I2C
S/A/R	0x00	0x80	0x02	0x00	0x3B	0x00	0x60	0xC4	STOP



4.4.3.2 RX Password

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
RX Password	No	0x11	_	_	_	D1D32	Yes

Description

The BSL core receives the password contained in the packet and unlocks the BSL protected commands if the password matches the top 16 words in the BSL interrupt vector table (located between addresses 0xFFE0 and 0xFFFF). When an incorrect password is given, a mass erase is initiated. This means all code flash is erased, but not Information Memory.

When a mass erase is performed the password is always 0xFF for all bytes. This is commonly used to gain access to an empty device or to load a new application to a locked device without password.

The mass erase security feature can be disabled by setting the BSL signatures as described in the corresponding Family User's Guide.

Protection

This command is not password protected.

Command

0x11

Command Address

N/A

Command Data

The command data is 32 bytes long and contains the device password.

Command Returns

BSL acknowledgment and a BSL core response with the status of the operation.

See Section 4.5 for more information on BSL core responses.

If a mass erase is initiated, no command is returned.

Command Example

Unlock an empty device:

I2C	Header	Length	Length	CMD	D1	D2	D3	D4	D5
S/A/W	0x80	0x33	0x00	0x11	0xFF	0xFF	0xFF	0xFF	0xFF
0,, 4,,,	0.100	- One o	0.100	0.7.1	07.1	5 /11 1	5 /11 1	0 7 1	07.1.

D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
0xFF									

D16	D17	D18	D19	D20	D21	D22	D23	D24	D25
0xFF									

D26	D27	D28	D29	D30	D31	D32	CKL	CKH
0xFF	0x9E	0xE6						

BSL Response for a successful password:

I2C	ACK	Header	Length	Length	CMD	MSG	CKL	CKH	I2C
S/A/R	0x00	0x80	0x02	0x00	0x3B	0x00	0x60	0xC4	STOP



4.4.3.3 Mass Erase

BSL Command	Protected	CMD	AL	АМ	АН	Data	BSL Core Response
Mass Erase	No	0x15	_	ı	_	_	No

Description

All code FRAM in the MSP430 is erased. This function does not erase Information Memory and RAM.

Protection

This command is not password protected.

Command

0x15

Command Address

N/A

Command Data

N/A

Command Returns

Mass erase resets the device and returns no command.

Command Example

Initiate a mass erase:

I2C	Header	Length	Length	CMD	CKL	CKH
S/A/W	0x80	0x01	0x00	0x15	0x64	0xA3

BSL does not respond after a mass erase command.



4.4.3.4 CRC Check

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
CRC Check	Yes	0x16	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes

Description

The MSP430 performs a 16-bit CRC check using the CCITT standard. The address given is the first byte of the CRC check. Two bytes are used for the length.

See the CRC chapter of the <u>MSP430FR58xx</u>, <u>MSP430FR59xx</u>, <u>MSP430FR68xx</u> and <u>MSP430FR69xx</u> Family User's Guide for more details on the CRC used.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x16

Command Address

Address to begin the CRC check.

Command Data

The 16-bit length of the CRC check. D1 is the low byte of the length, and D2 is the high byte of the length.

Command Returns

BSL acknowledgment and a BSL core response with the CRC value.

See Section 4.5 for more information on BSL core responses.

Command Example

Perform a CRC check from address 0x4400 to 0x4800 (size of 1024):

I2C	Header	Length	Length	CMD	AL	AM	AH	D1	D2	CKL	CKH
S/A/	0x80	0x06	0x00	0x16	0x00	0x44	0x00	0x00	0x04	0x9C	0x7D

BSL response where 0x55 is the low byte of the calculated checksum and 0xAA is the high byte of the calculated checksum:

I2C	ACK	Header	Length	Length	CMD	D1	D2	CKL	CKH	I2C
S/A/R	0x00	0x80	0x03	0x00	0x3A	0x55	0xAA	0x12	0x2B	STOP



4.4.3.5 Load PC

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
Load PC	Yes	0x17	(AL)	(AM)	(AH)	_	Yes

Description

Causes the BSL to begin execution at the given address using a CALLA instruction. As BSL code is immediately exited with this instruction, no core response can be expected.

The BSL can be returned to by the main application using the BSL Action function 2, Return to BSL. See Section 3.3.1 for more information.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x17

Command Address

Address to set the Program Counter.

Command Data

N/A

Command Returns

BSL acknowledgment and a BSL core response with the status of the operation.

Load PC always return success or a BSL locked status. This status is sent only if the main application returns to the BSL.

See Section 4.5 for more information on BSL core responses.

Command Example

Set program counter to 0x4400:

I2C	Header	Length	Length	CMD	AL	AM	AH	CKL	CKH	I2C
S/A/R	0x80	0x04	0x00	0x17	0x00	0x44	0x00	0x42	0x0F	STOP

The BSL does not respond once the application gains control.



4.4.3.6 TX Data Block

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
TX Data Block	Yes	0x18	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)	Yes

Description

The BSL transmits data starting at the command address and with size command data. This command initiates multiple packets if the size is greater than or equal to the buffer size.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x18

Command Address

Address to begin transmitting data from.

Command Data

The 16-bit length of the data to transmit. D1 is the low byte of the length, and D2 is the high byte of the length.

Command Returns

BSL acknowledgment and a BSL core response with n data packets, where n is:

$$n = \text{ceiling} \left(\frac{length}{buffersize - 1} \right)$$

For example, if 512 bytes are requested with a buffer size of 260, the BSL sends two packets—the first packet with a length of 259 and the second with a length of 253.

See Section 4.5 for more information on BSL core responses.

Command Example

Transmit 4 bytes of data from RAM address 0x1C00:

I2C	Header	Length	Length	CMD	AL	AM	AH	D1	D2	CKL	CKH
S/A/W	0x80	0x06	0x00	0x18	0x00	0x1C	0x00	0x04	0x00	0x87	0x81

BSL response where D1..D4 are the data bytes requested:

I2C	ACK	Header	Length	Length	CMD	D1	D2	D3	D4	CKL	CKH	I2C
S/A/R	0x00	0x80	0x05	0x00	0x3A	0x11	0x33	0x55	0x77	0x90	0x55	STOP



4.4.3.7 TX BSL Version

BSL Command	Protected	CMD	AL	АМ	АН	Data	BSL Core Response
TX BSL Version	Yes	0x19	_	1	_	-	Yes

Description

BSL transmits its version information (see Section 3.4 for details).

Protection

This command is not password protected.

Command

0x19

Command Address

N/A

Command Data

N/A

Command Returns

BSL acknowledgment and a BSL core response with its version number. The data is transmitted as it appears in memory with the following data bytes:

Version Byte	Data Byte
BSL Vendor	D1
Command Interpreter	D2
API	D3
Peripheral Interface	D4

See Section 4.5 for more information on BSL core responses.

Command Example

Request the BSL version:

I2C	Header	Length	Length	CMD	CKL	CKH
S/A/W	0x80	0x01	0x00	0x19	0xE8	0x62

BSL response (version 00.07.34.B2 of the BSL):

I2C	ACK	Header	Length	Length	CMD	D1	D2	D3	D4	CKL	CKH	I2C
S/A/R	0x00	0x80	0x05	0x00	0x3A	0x00	0x07	0x34	0xB2	0x14	0x90	STOP



4.4.3.8 RX Data Block Fast

BSL Command	Protected	CMD	AL	AM	АН	Data	BSL Core Response
RX Data Block Fast	Yes	0x1B	(AL)	(AM)	(AH)	D1Dn	No

Description

This command is identical to RX Data Block, except there is no reply indicating the data was correctly programmed. It is used primarily to speed up USB programming on the MSP430F5xx and MSP430F6xx family of devices.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x1B

Command Address

Address to write the received data to.

Command Data

Command consists of the data D1 through Dn to be written. The command consists of n bytes, where n has maximum 256.

Command Returns

BSL acknowledgment.

Command Example

Write data 0x76543210 to address 0x010000:

	I2C	Header	Length	Length	CMD	AL	AM	AH	D1	D2	D3	D4	CKL	CKH
;	S/A/W	0x80	0x08	0x00	0x10	0x00	0x00	0x01	0x10	0x32	0x54	0x76	0x93	0xCA

BSL Response:

I2C	ACK	I2C
S/A/R	0x00	STOP



4.5 BSL Core Responses

The BSL core responses are always wrapped in a peripheral interface wrapper with the identical format to that of received commands. The BSL core can respond in the format shown in Table 16. All numbers are in hexadecimal format.

Table 16. BSL Response Interface

Header	Length	Length	BSL Core Response	CKL	СКН
0x80	NL	NH	See Table 17	CKL	CKH

Table 17 shows the Core Responses from the BSL

Table 17. BSL Core Responses

BSL Response	CMD	Data
Data Block	0x3A	D1 Dn
BSL Version	0x3A	D1 D4
CRC Value	0x3A	DL, DH
BSL Core Message	0x3B	MSG

CMD

Required field that distinguishes between a message from the BSL and a data transmission from the BSL.

D1 to Dn

Data bytes containing the requested data.

DL, DH

Data low and high bytes, respectively, of a requested 16-bit CRC value.

MSG

A byte containing a response from the BSL core describing the result of the requested action. This can either be an error code or an acknowledgment of a successful operation. In cases where the BSL is required to respond with data (for example, memory, version, CRC, or buffer size), no successful operation reply occurs, and the BSL core immediately sends the data.



4.5.1 Data Block

BSL Response	CMD	Data	
Data Block	0x3A	D1 Dn	

Description

Data Block is the response for the TX Data Block command. The command data contains the requested data bytes. Some requests may be separated into multiple packets.

See Section 4.3.3.6 for more information about the TX Data Block command.

Response Command

0x3A

Response Data

The requested data bytes, D1 through Dn where n is the number of bytes requested.

Response Example

BSL response when the host requests 4 data bytes, ordered D1 to D4:

Header	Length	Length	CMD	D1	D2	D3	D4	CKL	CKH
0x80	0x05	0x00	0x3A	0x11	0x33	0x55	0x77	0x90	0x55

4.5.2 BSL Version

BSL Response	CMD	Data
BSL Version	0x3A	D1 D4

Description

BSL Version is the response for a TX BSL Version command.

See Section 4.3.3.7 for more information about the TX BSL Version command.

Response

0x3A

Response Data

The BSL version stored as four bytes, D1 to D4.

Response Example

BSL response for version 00.07.34.B2 of the BSL:

Header	Length	Length	CMD	D1	D2	D3	D4	CKL	CKH
0x80	0x05	0x00	0x3A	0x00	0x07	0x34	0xB2	0x14	0x90



4.5.3 CRC Value

BSL Response	CMD	Data
CRC Value	0x3A	DL, DH

Description

CRC Value is the response for a CRC Check command.

See Section 4.3.3.4 for more information about the CRC Check command.

Response

0x3A

Response Data

The calculated CRC value, stored DL, DH where DL is the low byte of the calculated checksum, and DH is the high byte of the calculated checksum.

Response Example

BSL response where 0x55 is the low byte of the calculated checksum and 0xAA is the high byte of the calculated checksum:

ACK	Header	Length	Length	CMD	DL	DH	CKL	CKH
0x00	0x80	0x03	0x00	0x3A	0x55	0xAA	0x12	0x2B



4.5.4 BSL Core Message

BSL Response	CMD	Data	
BSL Core Message	0x3B	MSG	

Description

BSL Core Message is a response for several of the BSL commands. The data contains a single byte message code which corresponds to a particular BSL message as shown in Table 18.

Response

0x3B

Response Data

The BSL Core Message data is a single byte code stored as MSG. This message can be decoded according to Table 18.

Table 18. BSL Core Messages

MSG	Meaning
0x00	Operation successful
0x01	Flash write check failed. After programming, a CRC is run on the programmed data. If the CRC does not match the expected result, this error is returned.
0x04	BSL locked. The correct password has not yet been supplied to unlock the BSL.
0x05	BSL password error. An incorrect password was supplied to the BSL when attempting an unlock.
0x07	Unknown command. The command given to the BSL was not recognized.

Response Example

BSL response for a successful command:

Header	Length	Length	CMD	MSG	CKL	CKH
0x80	0x02	0x00	0x3B	0x00	0x60	0xC4

4.5.4.1 BSL Host Example

This example shows how a host programmer can establish a connection to the MSP430 BSL, erase the contents of the device, download an application to the device, and begin executing the application. See Section 4 for more information about formatting the commands for the BSL peripheral interface that is used.



4.6 Overview and Flow Chart

A common BSL use case is to erase a device and load new firmware onto it. This can be accomplished by issuing a mass erase either through a failed RX Password command or by the Mass Erase command. After the application has been erased, the password is always 0xFF for all bytes. A second RX Password command is sent with the correct password to gain access to the device. After the BSL is unlocked, the application can be loaded using the TX Data Block command. If additional verification is desired, the host programmer can request a CRC on the application or read the programmed application code. After the application has been verified, the device can be reset or the host programmer can provide an address for the BSL to set the program counter and begin execution.




Figure 4. Flowchart

4.7 Establishing a Connection

Establishing a connection to the device BSL is the first step to loading an application through the BSL. The connection is initiated by providing the BSL entry sequence that is described in Section 3.3.2 to the RST and TEST pins.

For UART communication, the baud rate may be increased to speed up communication and downloads. The BSL begins operation at 9600 baud but allows the host to request a change to various preconfigured rates up to 115200 baud. TI recommends increasing the baud rate for large applications and production programming.

For more information about the Change Baud Rate command, see Section 4.3.3.9.



4.8 Erasing the Device

The next step in programming an application is to erase the device. This is possible either by using the Mass Erase command or by sending a wrong password with the RX Password command. The advantage of sending a wrong password instead of using a mass erase is the same programming flow can be used for an empty or programmed device. The host sends the password for an empty device, all 0xFF and checks the result. For an empty device, the password will be successful. For a programmed device, the password will fail, and the device will mass erase itself. The host can repeat this process and send the same password, which will now be successful for the erased device. This is especially useful for production programming from a host processor where the process flow is the same for the factory and the field

For more information about the RX Password command, see Section 4.3.3.2. For more information about the Mass Erase command, see Section 4.3.3.3.

4.9 Downloading the Application

This step uses the RX Data Block command to download the application code to the device. A common file format that can easily be generated by MSP430 IDEs is TI-TXT. The download is split into smaller packets and sent with repeated RX Data Block commands. After all bytes have been sent and there is no remaining data, the host programmer can continue to the next step.

For more information about the RX Data Block command, see Section 4.3.3.1.

4.10 Verifying the Application

After downloading the application to the target, the next step is to verify the downloaded code. For this step, there are two methods that can be used, requesting a CRC check or reading out the application code.

The first method for verifying a download is to use the CRC Check command to request the device to perform a CRC check on a continuous section of the device memory. The calculated CRC value can be compared against the application CRC generated by the IDE or the host programmer.

The second method for verifying a download is to request the device to transmit the application code using the TX Data Block command. The data is sent from the device to the host, and the host can compare its original data to the application data that was downloaded from the device.

The advantage of using the CRC Check command over the TX Data Block for an application verify is that it is much quicker for a device to perform a CRC check on memory and then transmit a two byte CRC than it is to transmit every byte in the application back to the host (effectively doubling the time to program a device).

For more information about the CRC Check command, see Section 4.3.3.4. For more information about the TX Data Block command, see Section 4.3.3.6.

4.11 Executing the Application

The final step in to execute the application. There are two methods that can be used, setting the device program counter to an address to begin execution of the application, or performing a reset of the device. Often the simplest method when programming an entire application including the reset vector is to perform a reset, so that the bootcode invokes the application pointed to by the reset vector. The advantage of this is that no explicit address needs to be read or coded into the host programmer, and the same reset process can be used for any application downloaded as long as it includes the reset vector. Alternatively, the BSL can use the TX Data Block command to read the reset vector and then call the Load PC command to invoke the address that was read.

For more information about the Load PC command, see Section 4.3.3.5. For more information about the TX Data Block command, see Section 4.3.3.6.



Customizing the BSL www.ti.com

5 Customizing the BSL

The FR57xx, FR58xx, FR59xx, FR68xx and FR59xx BSL resides in ROM and does not allow for a custom BSL to be loaded into the standard BSL space. The standard BSL can be bypassed, and a custom start-up sequence that acts like a BSL can be used. This type of start-up sequence resides in main memory, giving full flexibility and control to the developer. MSPBoot is an example of such a bootloader.

<u>MSPBoot – Main Memory Bootloader for MSP430 Microcontrollers</u> describes the implementation of a bootloader that resides in the main memory in an MSP430 microcontroller and that uses I²C communication. While highly flexible and modular, this bootloader has a small footprint, which makes it a very cost-effective solution.



www.ti.com Bootloader Versions

6 Bootloader Versions

6.1 FR57xx ROM-Based BSL Versions

Devices	MSP430FR5739, MSP430FR5730, MSP430FR5731, MSP430FR5732, MSP430FR5733, MSP430FR5734, MSP430FR5735, MSP430FR5736, MSP430FR5737, MSP430FR5738
BSL Version	00.04.31.71
RAM erased	0x1C00-0x1FFF
Buffer size for Core Commands	260 bytes
Notable Information	1. TX and RX pins are noted in the device data sheet 2. A mass erase command or incorrect password triggers a BSL reset. This resets the BSL state to the default settings (9600 baud, password locked)
Known Bugs	The baud rate of 115k cannot be ensured across all clock, voltage, and temperature variations.

6.2 FR58xx and FR59xx ROM-Based BSL Versions

Devices	MSP430FR5969, MSP430FR59691, MSP430FR5968, MSP430FR5967, MSP430FR5949, MSP430FR5948, MSP430FR5947, MSP430FR59471, MSP430FR5959, MSP430FR5958, MSP430FR5957, MSP430FR5869, MSP430FR5868, MSP430FR5867, MSP430FR58671, MSP430FR5849, MSP430FR5848, MSP430FR5847, MSP430FR58471, MSP430FR5859, MSP430FR5858, MSP430FR5858
BSL Version	00.07.34.B2
RAM erased	0x1C00-0x1FFF
Buffer size for Core Commands	260 bytes
Notable Information	None
Known Bugs	None

Devices	MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR59641, MSP430FR5962, MSP430FR5894, MSP430FR58941, MSP430FR5892, MSP430FR5864, MSP430FR58641, MSP430FR5862
BSL Version	00.08.35.B3
RAM erased	0x1C00-0x3BFF
Buffer size for Core Commands	260 bytes
Notable Information	None
Known Bugs	None

6.3 FR68xx and FR69xx ROM-Based BSL Versions

Devices	MSP430FR6972, MSP430FR69721, MSP430FR6872, MSP430FR68721, MSP430FR6922, MSP430FR69221, MSP430FR69221, MSP430FR69221, MSP430FR69221, MSP430FR5972, MSP430FR59721, MSP430FR5872, MSP430FR58721, MSP430FR6970, MSP430FR6870, MSP430FR6920, MSP430FR6920, MSP430FR6920, MSP430FR6920, MSP430FR5970, MSP430FR59221
BSL Version	00.07.34.B2
RAM erased	0x1C00-0x23FF
Buffer size for Core Commands	260 bytes
Notable Information	None
Known Bugs	None



Bootloader Versions www.ti.com

Devices	MSP430FR6989, MSP430FR69891, MSP430FR6988, MSP430FR69881, MSP430FR6987, MSP430FR69871, MSP430FR5989, MSP430FR59891, MSP430FR5988, MSP430FR59881, MSP430FR5987, MSP430FR59871, MSP430FR5986, MSP430FR6889, MSP430FR68891, MSP430FR6888, MSP430FR68881, MSP430FR6887, MSP430FR68871, MSP430FR5889, MSP430FR58891, MSP430FR58891, MSP430FR58891, MSP430FR58871, MSP430FR58871, MSP430FR6979, MSP430FR6979, MSP430FR6979, MSP430FR6979, MSP430FR6928, MSP430FR6927
BSL Version	00.07.34.B2
RAM erased	0x1C00-0x1FFF
Buffer size for Core Commands	260 bytes
Notable Information	None
Known Bugs	None



www.ti.com Revision History

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from September 18, 2015 to April 30, 2016		
•	Added MSP430FR231x to Table 1, BSL Overview	3
•	Added MSP430FR211x to Table 1, BSL Overview	3
•	Added Crypto-Bootloader to Table 1, BSL Overview	3
•	Added note that starts "The BSL on MSP430FR58xx, MSP430FR59xx,"	6
•	Updated Figure 1, Standard RESET Sequence	7
•	Added note on t _{SBW. En} parameter for BSL entry sequence.	7
	Updated Figure 2, BSL Entry Sequence at Shared JTAG Pins	
•	Changed the paragraph describing the start of BSL	7
•	Corrected typo in BSL version command table	17
	Corrected typo in TX BSL Version command table	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive amplifier.ti.com Communications and Telecom www.ti.com/communications Amplifiers **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity