# Chapter 6

#### Parallel Processors from Client to Cloud

Computer Architecture and Organization

School of CSEE



## Introduction

- Goal: connecting multiple computers to get higher performance
  - Multiprocessors
  - Scalability, availability, power efficiency
- Task-level (process-level) parallelism
  - High throughput for independent jobs
- Parallel processing program
  - Single program run on multiple processors
- Multicore microprocessors
  - Chips with multiple processors (cores)



## **Hardware and Software**

		Software		
		Sequential	Concurrent	
Hardware	Serial	Matrix Multiply written in MatLab running on an Intel Pentium 4	Windows Vista Operating System running on an Intel Pentium 4	
	Parallel	Matrix Multiply written in MATLAB running on an Intel Core i7	Windows Vista Operating System running on an Intel Core i7	

- Sequential/concurrent software can run on serial/parallel hardware
  - Challenge: making effective use of parallel hardware



# **Parallel Programming**

- Parallel software is the problem
- Need to get significant performance improvement
  - Otherwise, just use a faster uniprocessor, since it's easier!
- Difficulties
  - Partitioning
  - Coordination
  - Communications overhead



### Amdahl's Law

- Sequential part can limit speedup
- Example: 100 processors, 90× speedup?

$$T_{\text{new}} = T_{\text{parallelizable}} / 100 + T_{\text{sequential}}$$

$$T_{improved} = \frac{T_{affected}}{improvemen \ t \ factor} + T_{unaffected}$$

• Speedup = 
$$\frac{1}{(1-F_{\text{paralleliable}})+F_{\text{paralleliable}}/100} = 90$$

- Solving: F<sub>parallelizable</sub> = 0.999
- Need sequential part to be 0.1% of original time



# Scaling Example

- Workload: sum of 10 scalars, and 10 × 10 matrix sum
  - Speed up from 10 to 40 processors
- Single processor: Time = (10 + 100) × t<sub>add</sub>
- 10 processors
  - Time =  $10 \times t_{add} + 100/10 \times t_{add} = 20 \times t_{add}$
  - Speedup =  $110t_{add} / 20t_{add} = 5.5 (55\% \text{ of potential})$
- 40 processors
  - Time =  $10 \times t_{add} + 100/40 \times t_{add} = 12.5 \times t_{add}$
  - Speedup =  $110t_{add} / 12.5t_{add} = 8.8 (22\% of potential)$
- Assumes load can be balanced across processors



# Scaling Example (cont.)

- What if matrix size is 20 × 20?
- Single processor: Time = (10 + 400) × t<sub>add</sub>
- 10 processors
  - Time =  $10 \times t_{add} + 400/10 \times t_{add} = 50 \times t_{add}$
  - Speedup =  $410t_{add} / 50t_{add} = 8.2 (82\% \text{ of potential})$
- 40 processors
  - Time =  $10 \times t_{add} + 400/40 \times t_{add} = 20 \times t_{add}$
  - Speedup =  $410t_{add} / 20t_{add} = 20.5 (51\% of potential)$
- Assuming load balanced



# Strong vs Weak Scaling

- Strong scaling: problem size fixed
  - As in example
- Weak scaling: problem size proportional to number of processors
  - 10 processors, 10 × 10 matrix
    - Time =  $20 \times t_{add}$
  - 100 processors, 32 × 32 matrix
    - Time =  $10 \times t_{add} + 1000/100 \times t_{add} = 20 \times t_{add}$
  - Constant performance in this example

#### Instruction and Data Streams

An alternate classification

		Data Streams	
		Single	Multiple
Instruction Streams	Single	SISD: Intel Pentium 4	<b>SIMD</b> : SSE instructions of x86
	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345

- SPMD: Single Program Multiple Data
  - A parallel program on a MIMD computer
  - Conditional code for different processors




### SIMD

- Operate elementwise on vectors of data
  - E.g., MMX and SSE instructions in x86
    - Multiple data elements in 128-bit wide registers
- All processors execute the same instruction at the same time
  - Each with different data address, etc.
- Simplifies synchronization
- Reduced instruction control hardware
- Works best for highly data-parallel applications

#### (a) Scalar Operation

$$\begin{vmatrix}
 A_0 & + & B_0 & = & C_0 \\
 A_1 & + & B_1 & = & C_1 \\
 A_2 & + & B_2 & = & C_2 \\
 A_3 & + & B_3 & = & C_3$$

#### (b) SIMD Operation





#### **Vector Processors**

- Highly pipelined function units
- Stream data from/to vector registers to units
  - Data collected from memory into registers
  - Results stored from registers to memory
- Example: Vector extension to MIPS
  - 32 × 64-element registers (64-bit elements)
  - Vector instructions
    - 1v, sv: load/store vector
    - addv.d: add vectors of double
    - addvs.d: add scalar to each element of vector of double
- Significantly reduces instruction-fetch bandwidth



# Example: DAXPY $(Y = a \times X + Y)$

Conventional MIPS code

```
1.d $f0,a($sp)
                          ;load scalar a
     addiu r4,$s0,#512
                           ;upper bound of what to load
loop: l.d $f2,0($s0)
                           ; load x(i)
     mul.d($f2,$f2,$f0
                          ;a \times x(i)
     1.d $f4,0($s1)
                           ;load y(i)
     add.d $f4, $f4 ($f2)
                           ;a \times x(i) + y(i)
     s.d (\$f4,0(\$s1))
                          ;store into y(i)
     addiu $50,$s0,#8
                           ;increment index to x
     addiu $s1,$s1,#8
                           ;increment index to y
                          ;compute bound
     subu $t0,r4,$s0
           $t0,$zero,loop ;check if done
     bne
```

Vector MIPS code

```
1.d $f0,a($sp) ;load scalar a
1v $v1,0($s0) ;load vector x
mulvs.d $v2,$v1,$f0 ;vector-scalar multiply
1v $v3,0($s1) ;load vector y
addv.d $v4,$v2,$v3 ;add y to product
sv $v4,0($s1) ;store the result
```



### Vector vs. Multimedia Extensions

- Vector instructions have a variable vector width, multimedia extensions have a fixed width
- Vector instructions support strided access, multimedia extensions do not


Vector units can be combination of pipelined and arrayed functional

Lane 2

Lane 3

Lane 4

units:





## Multithreading

- Performing multiple threads of execution in parallel
  - Replicate registers, PC, etc.
  - Fast switching between threads
- Fine-grain multithreading
  - Switch threads after each cycle
  - Interleave instruction execution
  - If one thread stalls, others are executed
- Coarse-grain multithreading
  - Only switch on long stall (e.g., L2-cache miss)
  - Simplifies hardware, but doesn't hide short stalls (eg, data hazards)




# Simultaneous Multithreading

- In multiple-issue dynamically scheduled processor
  - Schedule instructions from multiple threads
  - Instructions from independent threads execute when function units are available
  - Within threads, dependencies handled by scheduling and register renaming
- Example: Intel Pentium-4 HT
  - Two threads: duplicated registers, shared function units and caches




# Multithreading Example





## **Shared Memory**

- SMP: shared memory multiprocessor
  - Hardware provides single physical address space for all processors
  - Synchronize shared variables using locks
  - Memory access time
    - UMA (uniform) vs. NUMA (nonuniform)





## **Example: Sum Reduction**

- Sum 100,000 numbers on 100 processor UMA
  - Each processor has ID: 0 ≤ Pn ≤ 99
  - Partition 1000 numbers per processor
  - Initial summation on each processor


```
sum[Pn] = 0;
for (i = 1000*Pn;
    i < 1000*(Pn+1); i = i + 1)
    sum[Pn] = sum[Pn] + A[i];</pre>
```

- Now need to add these partial sums
  - Reduction: divide and conquer
  - Half the processors add pairs, then quarter, ...
  - Need to synchronize between reduction steps



## **Example: Sum Reduction**

```
half = 100;
repeat
  synch();  /* wait for partial sum completion */
  if (half%2 != 0 && Pn == 0)
    sum[0] = sum[0] + sum[half-1];
    /* Conditional sum needed when half is odd;
        Processor0 gets missing element */
    half = half/2;  /* dividing line on who sums */
    if (Pn < half) sum[Pn] = sum[Pn] + sum[Pn+half];
until (half == 1);</pre>
```






## **History of GPUs**

- Early video cards
  - Frame buffer memory with address generation for video output
- 3D graphics processing
  - Originally high-end computers (e.g., SGI)
  - Moore's Law ⇒ lower cost, higher density
  - 3D graphics cards for PCs and game consoles
- Graphics Processing Units
  - Processors oriented to 3D graphics tasks
  - Vertex/pixel processing, shading, texture mapping, rasterization



# **Graphics in the System**






#### **GPU Architectures**

- Processing is highly data-parallel
  - GPUs are highly multithreaded
  - Use thread switching to hide memory latency
    - Less reliance on multi-level caches
  - Graphics memory is wide and high-bandwidth
- Trend toward general purpose GPUs
  - Heterogeneous CPU/GPU systems
  - CPU for sequential code, GPU for parallel code
- Programming languages/APIs
  - DirectX, OpenGL
  - C for Graphics (Cg), High Level Shader Language (HLSL)
  - Compute Unified Device Architecture (CUDA)




## **Example: NVIDIA Tesla**





## **Example: NVIDIA Tesla**

- Streaming Processors
  - Single-precision FP and integer units
  - Each SP is fine-grained multithreaded
- Warp: group of 32 threads
  - Executed in parallel, SIMD style
    - 8 SPs × 4 clock cycles
  - Hardware contexts for 24 warps
    - Registers, PCs, ...






# **Classifying GPUs**

- Don't fit nicely into SIMD/MIMD model
  - Conditional execution in a thread allows an illusion of MIMD.
    - But with performance degredation
    - Need to write general purpose code with care

	Static: Discovered at Compile Time	Dynamic: Discovered at Runtime
Instruction-Level Parallelism	VLIW	Superscalar
Data-Level Parallelism	SIMD or Vector	Tesla Multiprocessor




# **GPU Memory Structures**





## Message Passing

- Each processor has private physical address space
- Hardware sends/receives messages between processors





## **Loosely Coupled Clusters**

- Network of independent computers
  - Each has private memory and OS
  - Connected using I/O system
    - E.g., Ethernet/switch, Internet
- Suitable for applications with independent tasks
  - Web servers, databases, simulations, ...
- High availability, scalable, affordable
- Problems
  - Administration cost (prefer virtual machines)
  - Low interconnect bandwidth
    - c.f. processor/memory bandwidth on an SMP



# **Sum Reduction (Again)**

- Sum 100,000 on 100 processors
- First distribute 100 numbers to each
  - The do partial sums

```
sum = 0;
for (i = 0; i<1000; i = i + 1)
  sum = sum + AN[i];</pre>
```

- Reduction
  - Half the processors send, other half receive and add
  - The quarter send, quarter receive and add, ...



# **Sum Reduction (Again)**

Given send() and receive() operations

- Send/receive also provide synchronization
- Assumes send/receive take similar time to addition



# **Grid Computing**

- Separate computers interconnected by long-haul networks
  - E.g., Internet connections
  - Work units farmed out, results sent back
- Can make use of idle time on PCs
  - E.g., SETI@home, World Community Grid



#### **Fallacies**

- Amdahl's Law doesn't apply to parallel computers
  - Since we can achieve linear speedup
  - But only on applications with weak scaling
- Peak performance tracks observed performance
  - Marketers like this approach!
  - But compare Xeon with others in example
  - Need to be aware of bottlenecks



#### **Pitfalls**

- Not developing the software to take account of a multiprocessor architecture
  - Example: using a single lock for a shared composite resource
    - Serializes accesses, even if they could be done in parallel
    - Use finer-granularity locking



## **Concluding Remarks**

- Goal: higher performance by using multiple processors
- Difficulties
  - Developing parallel software
  - Devising appropriate architectures
- SaaS importance is growing and clusters are a good match
- Performance per dollar and performance per Joule drive both mobile and WSC



# Concluding Remarks (con't)

 SIMD and vector operations match multimedia applications and are easy to program

