
# Lecture 15 Pipelined Datapath and Control

Byung-gi Kim

School of Computer Science and Engineering Soongsil University



### 4. The Processor


- 4.1 Introduction
- 4.2 Logic Design Conventions
- 4.3 Building a Datapath
- 4.4 A Simple Implementation Scheme
- 4.5 An Overview of Pipelining
- 4.6 Pipelined Datapath and Control
- 4.7 Data Hazards: Forwarding versus Stalling
- 4.8 Control Hazards
- 4.9 Exceptions
- 4.10 Parallelism and Advanced Instruction-Level Parallelism
- 4.11 Real Stuff: the AMD Opteron X4 (Barcelona) Pipeline

### Pipelined Version of the Datapath

### Pipeline register

- Separation of the two stages
- Hold information produced in previous cycle

Figure 4.35



## I w Instruction in IF Stage







Figure 4.36(a)




### I w Instruction in ID Stage




### I w Instruction in EX Stage



# I w Instruction in MEM Stage




## I w Instruction in WB Stage



### **Corrected Pipelined Datapath**


#### load instruction

Write register number: Should be preserved until WB stage




### sw Instruction in EX Stage






# sw Instruction in MEM Stage



### sw Instruction in WB Stage



### **Pipelined Control**

Pipelined datapath with control signals




Figure 4.46


### **Control Signals**

- 1. IF: nothing (the same thing happens at every clock cycle)
- 2. ID : nothing
- 3. EX: RegDst, ALUOp, ALUSrc
- 4. MEM: Branch(for beq), MemRead(for I w), MemWrite(for sw)
- 5. WB : MemtoReg, RegWrite

Instruction	EX stage control lines				MEM stage control lines			Write back stage control lines	
	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg Write	Memto- Reg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
sw	X	0	0	1	0	0	1	0	X
beq	Х	0	1	0	1	0	0	0	X

### **Control Signals for Each Stage**

Control signals derived from instruction



### **Complete Pipelined Datapath**




Figure 4.51

### **Complete Pipelined Datapath**

```
1000: lw $1, 81($2)
```


1004: add \$3,\$4,\$5

1008: sub \$6,\$7,\$8

1012: slt \$9,\$10,\$11

1016: beq \$12,\$13, XX

$$r = r+1$$
  
 $x = x*2$ 



### **Structural Hazards**

- Conflict for use of a resource
- In MIPS pipeline with a single memory
  - Load/store requires data access
  - Instruction fetch would have to stall for that cycle
    - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
  - Or separate instruction/data caches