
Lecture 4 Addressing Modes

Byung-gi Kim

School of Computer Science and Engineering Soongsil University



2. Instruction: Language of the Computer (3rd edition)

- 2.1 Introduction
- 2.2 Operations of the Computer Hardware
- 2.3 Operands of the Computer Hardware
- 2.4 Representing Instructions in the Computer
- 2.5 Logical Operations
- 2.6 Instructions for Making Decisions
- 2.7 Supporting Procedures in Computer Hardware
- 2.8 Communicating with People
- 2.9 MIPS Addressing for 32-Bit Immediates and Addresses
- 2.18 Concluding Remarks

2.9 MIPS Addressing for 32-Bit Immediates and Addresses

Addressing modes (cf) Wikipedia

- defines how machine language instructions in that architecture identify the operand (or operands) of each instruction
- specifies how to calculate the effective memory address of an operand by using information held in registers and/or constants contained within a machine instruction or elsewhere

Number of addressing modes

MIPS: 6 modes

ARM: 9 modes

❖ IA-32: 12 modes

32-Bit Immediate Operands

Load upper immediate(lui) Instruction

001111	00000	01000	0000 0000 1111 1111	lui \$t0,255
				_
0000 0	0000 1111	1111	0000 0000 0000 0000] \$t0

Example

```
$t0 <= 0000 0000 1111 1111 0000 1001 0000 0000

li $t0, 0b 0000 0000 0011 1101 0000 1001 0000 0000

[Answer]

lui $t0,0b 0000 0000 1111 1111

ori $t0,$t0,0b 0000 1001 0000 0000
```

Addressing in Branches and Jumps

J-type instruction format

```
opcode (word) address
6 bits 26 bits
```

- Direct addressing mode
- Word addressing
 - Addressing in jump instruction
 - ❖ Alignment restriction \rightarrow instruction address = 4n \rightarrow LS 2 bits = 00

```
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXOO
```


- Word address
 - Branch address = address * 4

Pseudo-Direct Addressing Mode

- Upper 4 bits of PC are unchanged.
- Address boundary of 2²⁸ B = 256 MB
- Jump address


from PC	from instruction	00
4 bits	26 bits	2 bits

from the low order 26 bits of the jump instruction



PC-relative Addressing Mode

- Branch target address = (PC+4) + Branch offset
- New PC \approx (PC+4) \pm 2¹⁵ words = (PC+4) \pm 2¹⁷ bytes
- PC $131068 \le \text{new PC}$ (=branch target address) $\le \text{PC} + 131072$



Example: Showing Branch Offset

```
Loop: sll $t1,$s3,2  # Temp reg $t1 = 4*i
   add $t1,$t1,$s6  # $t1 = address of save[i]
   lw $t0,0($t1)  # Temp reg $t0 = save[i]
   bne $t0,$s5,Exit  # go to exit if save[i] \neq k
   addi $s3,$s3,1  # i = i+1
   j Loop  # go to Loop

Exit:
```

80000	0	0	19	9	2	0
80004	0	9	22	9	0	32
80008	35	9	8	0		
80012	5	8	21	2		
80016	8	19	19	1		
80020	2	20000				

Example: Branching Far Away


• beq \$s0,\$s1,L1

But L1 is too far.

[Answer]

```
bne $s0,$s1,L2
j L1
L2 :
```

MIPS Addressing Modes







2. Register addressing



3. Base addressing



4. PC-relative addressing



5. Pseudodirect addressing






Figure 2.24

Summary

Instruction

Meaning

```
add $$1,$$2,$$3 $$1 = $$2 + $$3

sub $$1,$$2,$$3 $$1 = $$2 - $$3

lw $$1,100($$2) $$1 = Memory[$$2+100]

sw $$1,100($$2) Memory[$$2+100] = $$1

bne $$4,$$5,L Next instr. is at Label if $$4\neq$$$5

beq $$4,$$5,L Next instr. is at Label if $$4\neq$$$5

j Label Next instr. is at Label
```

Instruction formats

R	op	rs	rt	rd	shamt	funct		
I	op	rs	rt	16-bit address				
J	op	26-bit address						

MIPS Instructions

Category	Instruction	Example	Meaning	Comments
	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
Arithmetic	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
	load half	lh \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Halfword memory to register
Data transfer	store half	sh \$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Halfword register to memory
	load byte	1b \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
	store byte	sb \$s1,100(\$s2)	Memory[$$s2 + 100$] = $$s1$	Byte from register to memory
	load upper immed.	lui \$s1,100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2 \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,100	\$s1 = \$s2 & 100	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,100	\$s1 = \$s2 100	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if ($\$s1 = \$s2$) go to PC + 4 + 100	Equal test; PC-relative branch
Conditional	branch on not equal	bne \$s1,\$s2,25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
branch	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set less than immediate	slti \$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant
	jump	j 2500	go to 10000	Jump to target address
Uncondi- tional jump	jump register	jr \$ra	go to \$ra	For switch, procedure return
donar jamp	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

Assembler Pseudo-instructions

- Most assembler instructions represent machine instructions oneto-one
- Pseudoinstructions
 - Figments of the assembler's imagination
 - \$at (register 1): assembler temporary

Decoding Machine Language

Example

00AF8020_{hex}

[Answer]

0000 0000 1010 1111 1000 0000 0010 0000

000000	00101	01111	10000	00000	100000
ор	rs	rt	rd	shamt	funct


$$$5 = $a1, $15 = $t7, $16 = $s0 (See Fig. 2.18)$$

add \$s0,\$a1,\$t7

ARM & MIPS Similarities

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	15 × 32-bit	31 × 32-bit
Input/output	Memory mapped	Memory mapped

Instruction Encoding



2.18 Concluding Remarks

1. Simplicity favors regularity.

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

2. Smaller is faster.

- limited instruction set
- limited number of registers in register file
- limited number of addressing modes

3. Make the common case fast.

- arithmetic operands from the register file (load-store machine)
- allow instructions to contain immediate operands

4. Good design demands good compromises.

three instruction formats

Instruction Categories

Instruction	MIDS ovemble	Frequency		
class	MIPS example	Integer	FP	
Arithmetic	add, sub, addi	24%	48%	
Data transfer	lw,sw,lb,sb,lui	36%	39%	
Logical	and, or, nor, andi, ori, sll, srl	18%	4%	
Conditional branch	beq,bne,slt,slti	18%	6%	
Jump	j,jr,jal	3%	0%	

MIPS Instructions

MIPS instruction	Name	Format	Pseudo MIPS	Name	Format
add	add	R	move	move	R
subtract	sub	R	multiply	mult	R
add immediate	addi	I	multiply immediate	multi	I
load word	lw	I	load immediate	li	I
store word	SW	I	branch on less than	blt	I
load half	lh	I	branch on less than or equal to	ble	I
store half	sh	I	branch on greater than	bgt	I
load byte	lb	I	branch on greater than or equal to	bge	I
store byte	sb	I			
load upper immediate	lui	I			
and	and	R			
or	or	R			
nor	nor	R			
and immediate	andi	I			
or immediate	ori	I			
shift left logical	sll	R			
shift right logical	srl	R			
branch on equal	beq	I			
branch on not equal	bne	I			
set on less than	slt	R			
set on less than immediate	slti	I			
jump	j	J			
jump register	jr	R			
jump and link	jal	J		Figur	e 2.47

MIPS Organization So Far

