
Lecture 6 Integer Arithmetic

Byung-gi Kim

School of Computer Science and Engineering Soongsil University



3. Arithmetic for Computers

- 3.1 Introduction
- 3.2 Addition and Subtraction
- 3.3 Multiplication
- 3.4 Division
- 3.5 Floating Point
- 3.6 Parallelism and Computer Arithmetic: Associativity
- 3.7 Real Stuff: Floating Point in the x86
- 3.8 Fallacies and Pitfalls
- 3.9 Concluding Remarks
- 3.10 Historical Perspective and Further Reading
 - 3.11 Exercises

3.1 Introduction

Operations on integers

- Addition and subtraction
- Multiplication and division
- Dealing with overflow

Floating-point real numbers

Representation and operations

3.2 Addition and Subtraction

The binary number

Most significant bit (MSB)

Least significant bit (LSB)

°01011000 00010101 00101110 11100111

represents the quantity

$$0 \times 2^{31} + 1 \times 2^{30} + 0 \times 2^{29} + ... + 1 \times 2^{0}$$

Unsigned integer

- Assuming that numbers are always positive
- ♣ A 32-bit word can represent 2³² numbers between 0 and 2³²-1

Negative Numbers - Signed Magnitude

- 32 bits can only represent 2³² numbers
 - If we wish to also represent negative numbers, we can represent 2³¹ positive numbers (including zero) and 2³¹ negative numbers

Negative Numbers - 1's Complement

- Represent -X as 1's complement of X
 - Converting every bit of X ⇒ 1's complement of X

Negative Numbers - 2's Complement

- Represent -X as 2's complement of X
 - ♦ (1's complement of X) + 1 \Rightarrow 2's complement of X

Value of
$$X = x_{n-1} x_{n-2} \cdots x_1 x_0$$

1. Unsigned number

$$V(X) = \sum_{k=0}^{n-1} x_k \cdot 2^k$$

2. Signed magnitude = Sign and magnitude

$$V(X) = (-1)^{x_{n-1}} \cdot \sum_{k=0}^{n-2} x_k \cdot 2^k$$

3. 1's complement (cf) Diminished radix complement

$$V(X) = -x_{n-1} \cdot (2^{n-1} - 1) + \sum_{k=0}^{n-2} x_k \cdot 2^k$$

4. 2's complement (cf) Radix complement

$$V(X) = -x_{n-1} \cdot 2^{n-1} + \sum_{k=0}^{n-2} x_k \cdot 2^k$$

Overflow

Overflow if result out of range

- Adding positive and negative operands, no overflow
- Adding two positive operands
 - Overflow if result sign is 1
- Adding two negative operands
 - Overflow if result sign is 0

Overflow detection

- \bullet Ex: 7 + 7 = 0111 + 0111 = 1110 = -2
- CarryIn to MSB ≠ CarryOut from MSB

Conditional branches that test for overflow

- ❖ ARM: BVS (branch if overflow set) and BVC (branch if overflow clear)
- ❖ IA-32: JO (jump if overflow) and JNO (jump if not overflow)

Arithmetic for Multimedia

SIMD (single instruction stream, multiple data stream)

- Many graphics and audio applications would perform the same operation on vectors of 8-bit and 16-bit data
- Use 64-bit adder, with partitioned carry chain
- Operate on 8×8-bit, 4×16-bit, or 2×32-bit vectors

Saturating operations

 On overflow, result is largest representable value (cf) 2's complement modulo arithmetic

Multimedia extensions to modern instruction sets

Instruction category	Operands
Unsigned add/subtract	Eight 8-bit or Four 16-bit
Saturating add/subtract	Eight 8-bit or Four 16-bit
Max/min	Eight 8-bit or Four 16-bit
Average	Eight 8-bit or Four 16-bit
Shift right/left	Eight 8-bit or Four 16-bit

Figure 3.3

1-Bit ALU with ADD, OR, AND

Multiplexor selects between ADD, OR, AND operations




FIGURE B.5.6 A 1-bit ALU that performs AND, OR, and addition (see Figure B.5.5).

32-bit Ripple Carry Adder




FIGURE B.5.7 A **32-bit ALU constructed from 32 1-bit ALUs.** CarryOut of the less significant bit is connected to the CarryIn of the more significant bit. This organization is called ripple carry.

Incorporating Subtraction

Must invert bits of B and add a 1

- Include an inverter
- CarryIn for the first bit is 1
- The CarryIn signal (for the first bit) can be the same as the Binvert signal




FIGURE B.5.8 A 1-bit ALU that performs AND, OR, and addition on a and b or a and \overline{b} . By selecting \overline{b} (Binvert = 1) and setting CarryIn to 1 in the least significant bit of the ALU, we get two's complement subtraction of b from a instead of addition of b to a.

Incorporating NOR





FIGURE B.5.9 A 1-bit ALU that performs AND, OR, and addition on a and b or \overline{a} and \overline{b} . By selecting \overline{a} (Ainvert = 1) and \overline{b} (Binvert = 1), we get a NOR b instead of a AND b.

Incorporating slt

- Perform a b and check the sign
- New signal (Less) that is zero for ALU boxes 1-31
- The 31st box has a unit to detect overflow and sign
 - The sign bit serves as the Less signal for the 0th box



Incorporating beq

 Perform a – b and confirm that the result is all zero's





FIGURE B.5.12 The final **32-bit ALU.** This adds a Zero detector to Figure B.5.11.




MIPS Arithmetic Logic Unit (ALU)

Must support the Arithmetic/Logic operations of the ISA

beq, bne, slt, slti, sltiu, sltu

```
add, addi, addiu, addu
sub, subu
mult, multu, div, divu
sqrt
and, andi, nor, or, ori, xor, xori
```



With special handling for

- sign extend addi, addiu, slti, sltiu
- zero extend andi, ori, xori
- overflow detection add, addi, sub (cf) addu, addiu, subu