## **Mini Project 1 Submission**

System Verilog Files: <a href="https://github.com/H-TejadaDeras/ENGR3410-">https://github.com/H-TejadaDeras/ENGR3410-</a>

01.25FA/tree/main/assignments/mini%20project%201

Demo Video: https://olincollege-

my.sharepoint.com/:v:/g/personal/htejada\_olin\_edu/EdmfltayH5hKifjYGvctPIsBRsAMHB\_3

orDgrgk9Y4WPzg?e=6btMmp