



Recap - Pipelined datapath and control



Pipelining in action: An example

- Execution starts at address 1000. PC = 1000
- Each register contains its number plus 100 (X31 has zero)
 - For instance, register X8 contains 108, register X29 contains 129, and so forth
- Every data memory location contains 99

Cycle 1




1000:

1004:

SUB


LDUR X8, [X29,#8]



1000:

1004:


LDUR X8, [X29,#8]



1000:

1004:


LDUR X8, [X29,#8]



1000:

1004:

LDUR X8, [X29,#8]




1000:

1004:

LDUR X8, [X29,#8]

Cycle 2: Decode stage- Complete




1000:

1004:

LDUR X8, [X29,#8]

Cycle 2: Fetch Stage




1000:

1004:

LDUR X8, [X29,#8]


Cycle 3: Execute Stage (complete)



1000:

LDUR X8, [X29,#8]

Cycle 3: Decode Stage(complete)




1000: LDUR X8, [X29,#8]

X2, X4, X5

1004:

Cycle 3: Fetch Stage (complete)




1000:

1004:

LDUR X8, [X29,#8]

Cycle 4: Memory Stage (complete)




1000:

1004:

LDUR X8, [X29,#8]

Cycle 4: Execute Stage (complete)




1000:

1004:

LDUR X8, [X29,#8]


Cycle 4: Decode Stage (complete)



1000: LDUR X8, [X29,#8] 1004: X2, X4, X5 1008: X9, X10, X11 1012: X16,X17, X18 ORR

Read data 1 = 110Read data2 = 111 WB-Reg addr = X9 Al Uout = -1WB-Reg addr = X2ReadData M = 99 WB-Reg addr = X8

Cycle 4: Fetch Stage (complete)



1000: LDUR X8, [X29,#8] 1004: SUB X2, X4, X5 1008: AND X9, X10, X11 1012: ORR X16,X17, X18


X13,X14, X31

ADD

	Register	Values						
??	IF/ID	Instruction = ORR						
	ID/EX	Read data1 = 110 Read data2 = 111 WB-Reg addr = X9 Control						
	EX/MEM	ALUout = -1 WB-Reg addr = X2						
	MEM/WB	ReadData M = 99 WB-Reg addr = X8						
		3 4 5 6 7 8 9						

F D E

Cycle 5: Writeback Stage (complete)



Cycle 5: Memory Stage (complete)

1012: X16,X17, X18 ORR X13,X14,X31 ID: ORR X16,X17,X18 EX: AND X9,X10,X11 MEM: SUB X2,X4,X5 1016: ADD X13,X14, X31 ID/EX WB:LDUR X8,[X29,#8 Register Values 1020 EX/MEM **PCSrc** MEM/WB Control IF/ID Add Ρ Add RegWrite=1 Shift Reg2Loc =0 left 2/ 110 1016 Read Read ALU Zero MemWrite=0 register 1 data 1 MEM/WB ReadData M = -1 Read Instruction Read Read WB-Reg addr = X2 [31-0] address Result Address register 2 data 2 Control Write 110 Data MemToReg=1 Regfile Write register Instruction register ALUOp=and memory Registers memory (WB) address = X8 Write ALUSrc=0 Read Write Write data = 99 data data data Χ Sign cycles MemRead=0 extend/ PC:1000 16 PC:1004 PC:1008 PC:1012

1000:

1004:

1008:

LDUR X8, [X29,#8]


X2, X4, X5

X9, X10, X11

Cycle 5: Execute Stage (complete)


X13,X14,X31 ID: ORR X16,X17,X18

1000: LDUR X8, [X29,#8] 1004: X2, X4, X5 1008: X9, X10, X11 1012: X16,X17, X18 ORR 1016:



Cycle 5: Decode Stage (complete)


1000: LDUR X8, [X29,#8] 1004: SUB X2, X4, X5 1008: AND X9, X10, X11 1012: ORR X16,X17, X18



Cycle 5: Fetch Stage (complete)

IF: ADD X13, X14, X31 ID: ORR X16, X17, X18 EX: AND X9,X10,X11 MEM: SUB X2,X4,X5 ID/EX 1020 WB:LDUR X8,[X29,#8] EX/MEM **PCSrc** MEM/WB Control IF/ID Add Ρ Add Shift ReaWrite=1 Reg2Loc =0 117 left 2/ 110 Read Read 1016 ALU_{Zero} → MemWrite=0 register 1 data 1 Read Instruction Read Read address [31-0] Result Address register 2 data 2 110 Write Data MemToReg=1 Instruction register memory ALUOp=and Registers memory Write ALUSrc=0 Write Read data data data Χ Sign MemRead=0 extend/ 16

1000: LDUR X8, [X29,#8] 1004: SUB X2, X4, X5 1008: AND X9, X10, X11 1012: ORR X16,X17, X18 1016: ADD X13,X14, X31



PC:1012

PC:1016

F D

Pipelining performance benefit recap

	1	2	3	4	5	6	7	8	9
LDUR X8, [X29,#8]	IF	ID	EX	MEM	WB				
SUB X2, X4, X5		IF	ID	EX	MEM	WB			
AND X9, X10, X11			IF	ID	EX	MEM	WB		_
ORR X16,X17, X18				IF	ID	EX	MEM	WB	
ADD X13,X14, X31					IF	ID	EX	MEM	WB

- After cycle 5, we complete 1 instruction per cycle (CPI_{once-full} -> 1)
- Pipelining does not improve instruction latency
 - Instruction latency often slightly worse than single-cycle datapath
- Pipelining improves instruction throughput
 - ideal speedup = pipeline depth

Does an N-stage pipeline always guarantee Nx speedup?