

Topics covered till now

- LEGv8 ISA:
 - Instruction format
 - R-format, D-format, I- format, CB format and B-format
 - Addressing modes
 - Register addressing
 - Base addressing
 - Immediate addressing
 - PC-relative addressing
 - Functionality
 - ALU instructions
 - Data transfer instructions
 - Conditional and unconditional instructions


Outline

- Review of basic logic devices and register file
- Parts of datapath design
- Single-cycle datapath design
 - R-type
 - D-type
 - Combined R and D type

Basic datapath components


Arithmetic and logic unit (ALU)

Register File




Register File

- Consists of a set of registers that can be read and written by supplying a register number to be accessed
- Can be implemented with a multiplexer for each read and a decoder to write and array of registers built from D-FF




 For a regiter file with 64 registers each register having a width of 32, how much will be its read address size?


Introduction to datapath – Instruction fetch




Datapath for R type instructions: (register addressing)




Control unit









Datapath of Register (R) type instruction




 Can we have a similar instruction in LEGv8 resembling the "MOV" instruction?

Data transfer (D)type -Memory related instructions










Data mem


Data transfer (D)type - Base addressing)

- Operation STUR Rt, [Rn, #address]
- STUR X9, [X22, #64]] //[X9] →mem[[X22] +64]



Register	Value
Х9	50
X22	26







How can we combine the data path for R and D type instructions?

ADD X9,X20,X21 LDUR X9, [X22, #64]

STUR X9, [X22, #64]









Data mem

Datapath for R and D-type Instructions
Operation Rd, Rn, Rm

How can we combine the data path shamt Rn Rd Rm for R and D type instructions? opcode 11 bits 5 bits 6 bits 5 bits 5 bits **ALUSrc** MemtoReg Operation Rt, [Rn, address] RegWrite **MemWrite Control** address Rn opcode op2 Rt **MemRead** unit instr[31:21] **ALUop** 2 bits 11 bits 9 bits 5 bits 5 bits instr[9:5] Read **MemtoRea** register 1 **MemWrite** Read instr[20:16] Rm data 1 "Rn" -Source for R and D type Read **ALUSrc** Zero register 2 Instruction "Rd" -Destination for R-type Read ALU Registers data Write "Rt" -destination/source for D-type Address result register Read data 2 Reg2Loc Write Data **ALU operation** Extra mux needed data memory Write "Reg2Loc" -Selects between "Rt" and data **RegWrite** instr[20:12] "Rm" as the **source** register address 64 Sign **MemRead** "ALUSrc" -Selects between "read data2" extend and "address" as the source to ALU "MemtoReg"-select the result from memory or from ALU

Adapted from Computer organization and design: the hardware/software interface ARM edition, by D. A. Patterson, J. L. Hennessy & P. Alexander, 2017, Morgan Kaufmann.