

Keyboard Encoder Read Only Memory KFM

FEATURES

On-chip "caps" lock (KR9601, KR9602) ☐ On-chip auto repeat (KR9601, KR9602)

- ☐ Contact bounce protection
- ☐ N Key Rollover or Lockout operation ☐ Hysteresis on keyboard matrix inputs
- ☐ Tri-state TTL compatible data outputs
- ☐ Serial output (on KR9602 only)
- ☐ Quad Mode (Normal, shift, control, shift-control)
- ☐ High frequency clock input
- ☐ Pin-compatible with KR3600 (KR9600)
- ☐ Static charge protection on all inputs and outputs
- ☐ +5 volt supply

EXTERNALLY SELECTABLE OPTIONS ON KR9600 AND KR9601

- Pulse or level data ready output signal
- ☐ External clock input
- ☐ On chip master/slave oscillator
- ☐ All 10 output bits available
- ☐ Lockout/Rollover external selection
- ☐ Chip enable external selection
- ☐ Data complement control
- ☐ Any Key Down output
- ☐ Selectable Auto-Repeat rate ☐ Programmable Auto-Repeat rate

DIN CONFIGURATIONS


PIN	CONFIGURATION	ON"
FUNCTION	KR9600/KR9601	
OPTION (B9 on KR9600) data output B8 data output B6 data output B5 data output B4 data output B3 data output B3 data output B1 Gnd data ready y0 y1 y2 y3	1	x0 x1 x2 x3 x4 x5 x6 x7 x8 delay node V _{cc} shift input control input caps lock (NC on KR9600) y9 y8 y7 y6 y5
FUNCTION	KR9602-XX	
X3 X2 X1 X0 Scan clock Serial clock Gnd Serial output y0 y1 y2 y3 y4	1	X4 X5 X6 X7 X8 Delay node V _{cc} Shift Control Caps Lock y9 y8 y7


^{*}PLCC (J LEAD QUAD PACK) also available.

GENERAL DESCRIPTION

The KR9600/1/2 is a keyboard encoder that contains all the logic necessary to debounce and encode SPST keyswitches into a fully decoded data output of up to 10 bits. The KR9600/1/2 contains a 3600 bit ROM, 9 stage and 10 stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for N key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer and TTL compatible output drivers.

The KR9600 and the KR9601 provide a parallel data output in a 40 pin configuration with pin selectable options, while the KR9602 provides a serial asynchronous output in a 28 pin configuration with mask programmable options. (Ref. KR9600/1/2 custom coding information sheet).





DESCRIPTION OF PIN FUNCTIONS

NAME	SYMBOL	KR9600 PIN #	KR9601 PIN #	KR9602 PIN #	FUNCTION
X OUTPUTS	X0-X8	40-32	40-32	4-1 28-24	External outputs from the 9-stage ring counter to the keyboard to form X-Y matrix with the keyboard switches as the crosspoints.
Y INPUTS	Y0-Y9	17-26	17-26	9-18	External inputs from the keyboard X-Y matrix.
EXTERNAL CLOCK (see note)	***	1	1	5	External clock input.
SERIAL CLOCK	***	***	***	6	Serial input Baud rate clock, for KR9602.
DATA OUTPUTS	B8-B1	7-14	7-14	8	Data outputs B1-B8. Parallel outputs for the KR9600/9601, serial output for the KR9602.
DATA READY	DR	16	16	N/A	This output, which can be a level or a pulse, signals that a key closure has been detected and that data is available at the output port.
DELAY NODE INPUT	DELAY	31	31	23	Externally controllable delay network for eliminating the effect of switch contact bounce.
SHIFT INPUT	SHIFT	29	29	21	This input is used to select the shift mode data.
CONTROL INPUT	CNTRL	28	28	20	This input is used to select the control mode data. Simultaneous assertion of shift and control inputs will place the encoder into the shift-control mode.
CAPS LOCK	CAPS	see note	27	19	This input "ANDed" with bit B9 of the ROM will cause a mode shift. See "programming options".
POWER SUPPLY	V _{cc}	30	30	22	+5V power supply.
GROUND	Gnd	15	15	7	Ground.
OPTION PINS		see note	1-6	N/A	See option selection table for pin assignment.

Note: Caps Lock and Auto-Repeat are not available on KR9600. See option selection table for pin assignment.

DESCRIPTION OF OPERATION

The main clocks for the KR9600 and KR9601 are derived from either an external clock source or the Internal oscillator. The KR9602 requires an external clock. The external clock is routed to a divider with a mask programmable division rate from 1 to 63 to generate the internal clock.

The keys are scanned in a nine output by ten input matrix, each key having a unique input-output combination connected to it. The inputs all go selectively to a level detector which has logically variable (1's and 0's) levels and hysteresis. The outputs are enabled one at a time from output X0 towards X8, at a rate of 10-100KHz, through a 9 stage ring counter. The 10 inputs are searched one at a time from Y0 to Y9, through a 10 stage ring counter, each time one of the outputs is enabled. The output and input pins all have pullups to $\ensuremath{V_{\text{cc}}}$ and are precharged each clock even if the scan is stopped at one key. When a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10 stage ring counter and the key has not been encoded, the switch bounce delay network is enabled. The key down stroke is examined, without advance to the next key location, until the key has been stable for the length of the DELAY CAP pin to discharge. The code for the depressed key is transferred to the output data buffer and the data ready signal appears.

The scan has two modes as determined by the LOckout/ Rollover option. Once a key is determined to be down the scan will not advance if in the LOckout mode. Consequently a new key closure is not detected until the previously depressed key is released. The scan sequence will resume upon key release and the output data buffer stores the code of the last key encoded. In the Rollover mode a "1" is stored in the encoded key memory and the scan sequence is resumed and the code for the last encoded key remains in the data output buffer. Each depressed key is encoded regardless of the state of the previously depressed keys. The internal keyboard ROM is 10 bits wide. Bits 1-8 are output via data outputs B1-B8. Bits 9 and 10 may be output as data and/or utilized respectively for Caps-lock and Auto-repeat select. This allows mask programmable selection of which keys will have caps-lock and auto-repeat. When selected, the auto repeat will commence with a "long" delay after key depression followed by "short" delays. The duration of the delays varying with the clock frequency and the state of the ARD, ARO, and AR1 signals.

A Chip Enable input is available to enable the parallel output buffer. Data Ready can be put in the high-impedance state with Chip Enable (CE) or can be open drain as a mask programmable option to facilitate wire-oring as an interrupt.

In the serial output version of KR9602, when a key is debounced and then called valid, the serial shift register is loaded with the data (8 bits B1-B8) from the ROM, the data from the parity generator, and the data from the start and stop bits generator. Bits B9 and B10 are internally used respectively for Caps-lock and Auto-repeat select. The data register is then allowed to shift data out at the rate of one bit per 16 clocks of the baud rate clock pin, on the negative edge of that clock. If the baud rate clock is too slow with respect to the internal clock, and the keyboard were allowed to continue scanning when the data register is loaded, then new data could be loaded on top of shifting-out data.

To avoid this, if a new key is depressed before the previous data is fully shifted out of the device, including the stop bits, the delay cap will be allowed to decay but the internal logic will delay its effect until the shift out of the previous data is completed. If the new key is released before the end of the extended delay time it will not be encoded.

OPTION SELECTION TABLE

Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to ten bits can be programmed into the KR9600/KR9601 ROM covering most popular codes such as ASCII, EBCDIC, SELECTRIC etc. as well as many specialized codes.*

Pin Assignment for KR9600/KR9601

The chip pins from pin #1 thru pin #6 are optionally connected to differing logic functions. Many of the functions are available on more than one pin.

PIN	FUNCTION (input unless noted)
1	Ext clock (opt. internal divisor of 1-63)**
1	Pin 1 of Internal oscillator.
2	Pin 2 of Internal oscillator.
2 2	Lo/Ro CC CE ARD** AR0** AR1**
3	Pin 3 of Internal oscillator.
3	Lo/Ro CC CE ARD** AR0** AR1**
4	AKO output
4	Lo/Ro CC CE ARD** AR0** AR1**
5	AKO or B10 output
5	Lo/Ro CC CE ARD** AR0** AR1**
6	B9 or AKO** output

Options Available for the KR9602:

The following options can be obtained on the KR9602 only with a mask program, and are not pin selectable:

Lo/Ro, CC, AUTO-REPEAT, LONG DELAY, SHORT DELAY, CLOCK DIVISOR 1,2,4,8,16,32,63; PARITY, 1 OR 2 STOP BITS.

Legend

CC = COMPLEMENT	AND = ANY NEY DOWN
CONTROL	CE = CHIP ENABLE
Lo/Ro = LOCKOUT/	B10 = B10 (DATA)
ROLLOVER	OUTPUT
B9 = B9 (DATA) OUTPL	JT
INTERNAL CLOCK = S	ELF CONTAINED OSCILLATOR
	Not available in KR9602)
EXTERNAL CLOCK = E	EXTERNAL FREQUENCY
	SOURCE
ARD = INITIAL AUTO-F	REPEAT DELAY
ARO, AR1 = SECONDA	RY AUTO-REPEAT DELAY, OR
NO AUTO-	REPEAT WHEN BOTH ARE FALSE.

ANO - ANVIEV DOMNI

PROGRAMMING OPTIONS

The various options on the KR9600 and KR9601 are user selectable via externally programmable pins, but they are fixed, internally mask programmed, for the KR9602.

Oscillator:

The main clocks are derived from either an external clock source or from the Internal oscillator. The resultant signal is then routed to a divider with a mask programmable division rate from 2 to 63. If no division is required then the divider is bypassed. The external clock requires one pin (pin #1), while the Internal oscillator needs three pins (pins #1, 2, 3) for frequency selection via an external resistor and capacitor.

Lockout/Rollover: LO/RO

This option selects the operation of the key scan when a new key is detected. In Lockout the scan stops as long as the key is down. In Rollover the scan stops till the new key is debounced by the DELAY CAP and the key code is output. Then the key position is marked as down and the scan continues until another new key is seen. The option is selected either by an external pin or internally mask programmed, fixed in either state. The external LOckout selection is optionally hi or low active. A pull-down resistor to ground is optional.

Complement Control: CC

This option inverts the logic true state of the DATA OUT-

PUTS and can optionally additionally invert the logic true state of the DATA READY pin. The option can be internally fixed as true or false where true will output a high logic level. When externally selected the option can be either input high or low active true. The pulldown to ground is optional.

Data Ready:

The data ready pin is optionally either a pulse or level upon an output state ready to transfer. This transfer occurs when a new key is encoded or when the current key is repeating via the repeat logic. This output is individually capable of being disabled via CE or inverted via CC. To invert DATA READY is to have the pulse go logic low or the level fall to logic low active when the output is allowed to drive out of the chip.

Any Key Down: AKO output

The AKO output is an indicator to tell that there is at least one key determined to be depressed. The output is optionally logic high or low true. The CE can be separately used to set the output in the high impedance mode. AKO will reset one full keyboard scan time after the last key is released. AKO cannot be inverted by CC (complement control).

Chip Enable: CE

The chip enable option can be internally fixed to true or

^{*}Contact local sales office for custom coding sheet.

^{**}Not available on the KR9600.

can be externally selected. When an external pin is used the true level is only low true. The true state means that the outputs connected to CE will go to the driven state from the high-impedance condition. Output pins B1-B10 are always affected by Chip Enable (CE), optional for Data Ready and Any Key Down. A pulldown to ground is optional.

Shift Control Lock: S C L

These three pins determine what will be output in response to a new key being detected. The Caps Lock pin is optional on the KR9601 and KR9602 but it is not available on the KR9600. All three pins have optional pulldown resistors to ground. The Lock option is allowed if data bit nine of the ten data bits is programmed as true. In other words the Rom is read with no lock logic allowed, but with the full influence of the Shift and Control pins. This determines the B9 output which is used to see if this key can be shifted (be it a control code or not) by modifying the effect of the Shift upon a second read of the rom. The operation of the allowed Lock follows this table:

L	B9	s	С	Result		
FFFF	FFF	F F T	F F T	N C S SC	L = CAPS LOC B9 = DATA OU N = NORMAL	K TPUT B 9
F F F	T T T	F F T T	F F T	N C S SC	S = SHIFT C = CONTROL SC = SHIFT ar	nd CONTROL
T T T	F F F	F F T T	F F T	N C S SC		
T	T	F	F	S	Force N->S	allow shift (ie m->M)
T T	T T	F T	T F	SC *S/N	Force C->SC Opt Force S->N	shift of Control allow reverse (ie M->m)
Т	Т	T	Т	*SC/C	Opt Force SC->C	remove shift in Shift-Control

^{*}The mask programmable option for the removal of the shift is coded as either ON for all keys or OFF. Note that the B9 DATA output (and all the others) is the code of the second decode. Note that shift only occurs when both the lock is true and the unmodified code gives a B9 ROM output as true.

Repeat: ARD AR0 AR1

When the Auto-repeat option is selected and a key is pressed, either of two delays can be selected. Typically a long initial delay after the key is pressed, and short delays afterwards if the key is still pressed. These delays

consist of a programmable number of scan frequency time clocks varying from 2 to 131071 clock times.

This option is masked programmable and dependent on the programming of the data bit 10 of the ten data outputs to be true for the resultant key code (after lock logic) and upon whether any repeat action should occur at all.

There are three optional pins associated with the auto repeat logic: AR0, AR1, and ARD. Each of these can individually optionally have a pulldown resistor to ground. ARD controls the selection of the initial repeat delay count code, while the combination of AR0 and AR1 controls the selection of the short delays as shown below. If no external pins are desired then those functions can be mask programmed.

TYPICAL INITIAL REPEAT DELAY COUNTS

ARD = hi 80000 clock times ARD = low 40000 clock times

The repeat delays are selected by a two bit code where one decode is used to disable the repeat operation completely.

TYPICAL SECONDARY REPEAT COUNTS

AR0	AR1	Count
0	0	All Auto-Repeat Disabled
0	1	6250
1	0	3125
1	1	1250

Typical Example:


One typical approach would be to mask program ARD for only one long delay value and mask AR0 to ground. This way one can save two option pins for ARD and AR0 and still be able to select or disable auto-repeat via AR1 and have the option of having one fixed short delay value.


ROM Data:

The actual programming data is in 10 bit wide characters with four function codes for each key position. There are 90 key positions organized as 9 "X" outputs with 10 "Y" inputs. The four functions as previously defined are Control, Shift, Normal, and Shift-Control.

The use of the optional Lock requires the programming of the B9 data bit. The use of the optional Auto-Repeat requires the programming of the B10 data bit. If the B9 or B10 outputs are used then these will show the result of the contents of the "corrected" key function data bits. The "corrected" function is the possibly changed Normal to Shift etc. etc. so that the output is that of the 'Shifted key code' NOT that of the initial key code.

Minimum Switch Closure:





ELECTRICAL CHARACTERISTICS: KR9600, KR9601, KR9602

MAXIMUM GUARANTEED RATINGS

Operating Temperature Range**	0°C to +70°C
Operating remperators rulings	55°C to ± 150°C
Storage Temperature Range	-33 0 10 100 0
Lead Temperature (soldering 10 sec.)	+ 325 U
Positive Voltage on any Pin, with respect to ground	+ 8 OV
Positive Voltage on any Pin, with respect to ground	0.01/
Negative Voltage on any Pin, with respect to ground	

ELECTRICAL CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5$ %, unless otherwise noted)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	COMMENTS
D.C. CHARACTERISTICS		-				
INPUT VOLTAGE LEVELS						A 11 3 mm
Low Level	V _{IL}			0.8	V :	All inputs
High Level	V _H	2.0 2.2			V	Except Y + 16X CLK 16X CLK only
Y INPUTS						•
High Level	VYIH	2.8			V	Y input
Low Level	V _{YIL}			0.8	V	Y input
INPUT CURRENT	1,2					
Leakage	ال			10.0	μΑ	All inputs except Y
ounago						$V{IN} = 5V$
Input with Pull-down resistor						
selected as option		75		220	μΑ	$V_{IN} = 5V$
Y inputs	الإرا	– 100	- 400	- 500	μΑ	$V_{YIL} = 1 \text{ volt}$
, ,	1					Y inputs only
OUTPUT VOLTAGE LEVELS		1			1	_
Low Level	V _{OL}			0.4	V	$I_{OL} = 1.6 \mathrm{mA}$
High Level	V _{OH}	2.4			V	$I_{OH} = 100 \mu A$
•						Except X outputs
X output voltage	V _{OL}		0.4	1	V	600 μΑ
, ,	V _{OH}	3.4	4.0		V	clock high
						$I_{OH} = 10 \mu A$
TRI-STATE LEAKAGE				10	μΑ	B1-B10
INPUT CAPACITANCE					1	
All inputs	C _{IN}			10	pF	Except Y inputs
POWER SUPPLY CURRENT	Icc		20	40	mA	KR9600/01
	l _{cc}		15	35	mA	KR9602
A.C. CHARACTERISTICS						
CLOCK FREQUENCY*	F _{IN}	0.01		4	MHz	KR9601/02
		0.01		0.1	MHz	KR9600
16X CLOCK FREQUENCY	1	DC		640	KHz	KR9602
Chip enable access time	T _{CE}			250	ns	
SWITCH CHARACTERISTICS						1
Min switch closure]	see timing
	_			l		diagram
Contact closure resistance	Z _{cc}			300	ohms	
	Z _{cc}	1 x 10 ⁷				

NOTE: The KR9600 is a direct replacement for the KR3600. Please note that due to the logic level of the KR9600, when replacing the KR3600 in a N-Key rollover system where diodes are utilized, the polarity of the diodes must be reversed.

^{*} Divisor on KR9601/02 must be selected such that the resulting internal scan frequency is 10 KHz min to 100 KHz max.

^{**} Parts optionally available in extended temperature ranges in hermetic packages. Inquire at factory.

KR9600-PRO DESCRIPTION

The KR9600 PRO is a MOS/LSI device intended to simplify the interface of a microprocessor to a keyboard matrix. Like the other KR9600 parts, the KR9600 PRO contains all of the logic to de-bounce and encode keyswitch closures, while providing either a 2-key or N-key rollover.

The output of the KR9600 PRO is a simple binary code which may be converted to a standard information code by a PROM or directly by a microprocessor. This permits a user maximum flexibility of key layout with simple field programming.

The code in the KR9600 is shown in Table I. The format is simple: output bits, 9, 8, 7, 6, 5, 4 and 1 are a binary sequence. The count starts at X0, Y0 and increments through X0Y1, X0Y2...X8Y9. Bit 9 is the LSB; bit 1 is the MSB.

Bits 2 and 3 indicate the mode as follows:

Bit 2	Bit 3	
0	0	Normal
0	1	Shift
1	0	Control
1	1	Shift Contro

For maximum ease of use and flexibility, an internal scanning oscillator is used, with pin selection of N-key lockout (also known as 2-key rollover) and N-key rollover. An "any-key-down" output is provided for such uses as repeat oscillator keying.

Figure 1 shows a PROM-encoded 64 key, 4 mode application, using a 256 x 8 PROM, and Figure 2 a full 90 key, 4 mode application utilizing a 512 x 8 PROM.

If N-key rollover operation is desired, it is recommended that a diode be inserted in series with each switch as shown. This prevents "phantom" key closures from resulting if three or more keys are depressed simultaneously.




TABLE 1 **KR9600-PRO CODING SHEET AND OPTIONS**

XY	Normal 8-12345676 910	Shift B-12345678 910	Control B-12345678 910	Shift/Control B-12345678 910
00	00000000	001000000	010000000	011000000
01 02	000000001 00000010	001000001 001000010	010000001 010000010	011000001 011000010
03	000000010 000000100	001000011	810000011	011000011
O.A.	000000100	001000100 001000101	010000100 010000101	011000100 011000101
05 06	000000101 000000110	001000110 001000111	010000110	011000110
07	000000111	001000111 001001000	010000111	011000111 011001000
08 09	000001000 000001001	001001000	010001001	011001001
10	000001010	001001010	010001010	011001010 011001011
11 12	000001011 000001100	001001011 001001100	010001011 010001100 010001101	011001011
	000001101	001001101	010001101	011001101
13 14 15 16	000001110 000001111	001001110 001001111	010001110 010001111	011001110
15 16	000001111	001010000	010010000	011010000
17	000010001	001010001	010010001	011010001
18	000010010 000010011	001010010 001010011	010010010 010010011	011010010 011010011
19 20	000010100	001010100	010010100	011010100
21	000010101 000010110	001010101 001010110	010010101 010010110	011010101 011010110
22	000010111	001010111	010010111	011010111
21 22 23 24 25	000011000	001011000	010011000	011011000 011011001
25 26	000011001 000011010	001011001 001011010	010011001 010011010	011011010
26 27	000011011	001011011	010011011	011011011
28	000011100	001011100 001011101	010011100 010011101	011011100 011011101
29 30	000011101 000011110	001011110	010011110	011011110
31	000011111	001011111 001100000	010011111 010100000	011011111 011100000
32	000100000 000100001	001100000	010100000	D11100001
34	000100010	001100010	010100010	011100010
33 34 35 36 37	000100011 000100100	001100011	0101 000 11 0101 00 100	011100011 011100100
36 37	000100101	001100100 001100101	010100101	011100101
38	000100110	001100110	010100110	011100110
39 40	000100111 000101000	001100111 001101000	010100111 010101000	011100111 011101000
41	000101001	001101001	010101001	011101001
42	000101010 000101011	001101010 001101011	010101010 010101011	011101010 011101011
43 44	000101100	001101100	010101100	011101100
45	000101101	001101101 001101110	010101101 010101110	011101101 011101110
46 47	000101110 000101111	001101111	010101111	011101111
48	000110000	001110000	010110000	01.1110000
49 50	000110001 000110010	001110001 001110010	010110001 010110010	011110001 011110010
51 52	000110011	001110011	010110011	011110011
52	000110100	001110100 001110101	0101101 00 0101101 0 1	011110100 011110101
53 54	000110101 000110110	001110110 001110111	010110110	011110110
55	000110111	001110111	010110111 010111 00 0	011110111 011111000
56 57	000111000 000111001	001111000 001111001	010111001	011111001
5A	000111010	001111010 001111011	010111010	011111010 011111011
59 60	000111011 000111100	001111011 001111100	010111011 010111100	011111100
61	000111101	001111101	010111101	011111101
61 62 63 64 65	000111110 000111111	001111110 001111111	010111110 010111111	011111110 011111111
63 64	100000000	101000000	110000000	111000000
	100000001	101000001	110000001	111 00000 1 111000010
66 67	100000010 10000011	101000010 101000011	110000010 110000011	111000011
68	100000100	101000100	110000100	111000011 111000100
69	100000101	101000101 101000110	110000101 110000110	111000101 111000110
70 71	100000111	101000111	110000111	111000111
72	100001000 100001001	101001000	110001000 110001001	111001000 111001001
73 74	100001001 100001010	101001001 101001010	110001010	111001010
75	100001011	101001011	110001011	111001011
76 77	100001100 100001101	101001100 101001101	110001100 110001101	111001100 111001101
78	100001110	101001110	110001110	11 1001110
79	100001111	101001111 101010900	110001111 110010000	111001111 111010000
80 81	100010000 100010001	101010001	110010001	111010001
82	100010010	101010010	110010010	111010010
83 84	100010011 100010100	101010011 101010100	110010011 110010100	111010011 111010100
85	100010101	101010101	110010101	111010101
86	100010110	101010110 101010111	110010110 110010111	111010110 111010111
87 88	100010111 100011000	101011000	110011000	111011000
89	100011001	101011001	110011001	111011001

OPTIONS:

Internal Oscillator (Pins 1, 2, 3)
Lockout/Rollover (Pin 4)
Internal Resistor to GND
Lockout is Logic 1

Pulse Data Ready Any Key Down (Pin 5) Positive Output Internal Resistor to GND on Shift and Control Pins

CODING FOR KR9600-STD

1					
İ	Mormel	Shift	Control	Shift Control	
XY	Normal B-12345678910	B-12345678910	B-12345678910	B-12345678910	
00	1 1000111001	< 0011111001	1 1000111011	SUB 01/01100001	
01	g 1000110101	Q 1000100101	a 1000111111	DLE 0000100001	
02	a 1000010101	A 1000000101 Z 0101100101	a 1000011111	@ 0000000101 P 0000100101	
03	z 0101110101 HT 1001000001	Z 0101100101 HT 1001000001	z 0101111111 HT 1001000001	P 0000100101 I 1001000101	
04 05	H 0001000101	H 0001000101	HT 1001000001 H 0001000101	H 0001000111	
1 06	+ 1101011001	+ 1101011001	+ 1101011001	+ 1101011011	
07 08	SO 0111001001 p 0000110101	> 0111111001 @ 0000000101	SO 0111000001	SO 0111000011	
! 09	p 0000110101 1 1000111001	@ 0000000101 ! 1000011001	NUL 0000000001 SOH 1000000001	NUL 0000000001 SOH 1000000001	
10	2 0100111001	@ 000000101	2 0100111011	ETB 1110100001	
11	W 1110110101	W 1110100101	w 1110111111	0011100101	
12	s 1100110101 x 0001110101	S 1100100101 X 0001100101	s 11001111111 x 0001111111	A 1000000101 Q 1000100191	
14	RS 0111100001	RS 0111100001	RS 0111100001	FS 0011100001	
15	% 1010011001	% 1010011001	% 1010011001	% 1010011011	
16	m 1011010101 SI 1111000001] 1011100101 Si 1111000001	CR 1011000001 SI 1111000001	CR 1011000001 SI 1111000011	
i iá		0111100101	SO 0111000001	SO 0111000001	
1 19	2 0100111001	" 0100011001	STX 0100000001	STX 0100000001	
20 21	3 1100111001 e 1010010101	# 1100011001 E 1010000101	3 1100111011	NAK 1010100001	
21	e 1010010101 d 0010010101	E 1010000101 D 0010000101	e 1010011111 d 0010011111	DC3 1100100001 B 0100000101	
23	c 1100010101	C 1100000101	c 1100011111	R 0100100101	
24	— 1111100100	- 1111100100	— 1111100100	0111100100	
25	\$ 0010011001 L 0011000101	\$ 0010011001	\$ 0010011001	\$ 0010011011	
1 27	US 1111100001	L 0011000101 US 1111100001	Ĺ 0011000101 US 1111100001	L 0011000111 US 1111100011	
29	6 0110111001	& 0110011001	ACK 0110000001	ACK 0110000001	
22 23 24 25 26 28 27 28 29 30	k 1101010101 4 0010111001	[1101100181 \$ 0010011001	DEL 11111111101 4 0010111011	DEL 1111111101	
31	4 0010111001 r 0100110101	\$ 0010011001 R 0100100101	4 0010111011 r 0100111111	DC4 0010100001 ENQ 1010000001	
] 32	f 0110010101	F 0110000101	f 0110011111	C 1100000101	
32 33 34 35	SP 0000011000	SP 0000011000	SP 0000011000	SP 0000011000	
34	CAN 0001101000 CR 1011000001	(0001011000 CR 1011000001	CAN 0001100000 CR 1011000001	BS 0001000000 M 1011000101	
36 37	[1101111101	[1101111101	[1101111111	K 1101000101	
37	VT 1101000000	VCC 1101000000	LCT 4404000000	VT 1101000010	
38 39	7 1110111001 * 0100011001	1110011001 " 0100011001	BEL 1110000001	BEL 1110000001	
1 40	5 1010111001		0100011001 5 1010111011 1 0010111111	" 0100011011 STX 0100000001 EOT 0010000001	
41	1 0010110101	T 0010100101	0010111111	EOT 0010000001	
42 43	g 1110010101 v 0110110101	g 1110000101 V 0110100101	G 1110011111	D 0010000101 S 1100100101	
1 44	ETX 1100000001	V 0110100101 ETX 1100000001	v 0110111111 ETX 1100000001	S 1100100101 ETX 1100000001	
l 45) 1011111101] 1011111101	1011111111	N 0111000101	
46 47	? 1111111001	7 1111111001	? 1111111011	[1101100101	
47 48	- 1011011001) 1001011001	- 1011111001) 1001011001	- 1011011001) 1001011001	- 1011011011) 1001011011	
49	SP 0000011001	SP 0000011001	SP 0000011001	SP 0000011011	
50	6 0110111001	> 0111111001	6 0110111011	SOH 1000000001	
49 50 51 51 52 53 54 55 56 56	y 1001110101 h 0001010101	Y 1001100101 H 0001000101	y 1001111111 6 0001011111	DC1 1000100001 E 1010000101	
53	b 0100010101	B 0100000101	h 0100011111	T 0010100101	
Į <u>54</u>	: 0101111001	* 0101011001	. 0101111011	SYN 0110100001	
55 58	> 0111111001 ; 1101111001	> 0111111001 + 1101011001	> 0111111011 1101111011	Z 0101100101 Y 1001100101	
57	NUL 0000000001	NUL 0000000001	NUL 0000000001	NUL 0000000001	
58	* 0101011001	* 0101011001	. 0101011001	* 0101011011	
5 9 60	1 1000011001	! 1000011001 & 0110011001	! 1000011001 7 1110111011	1 1000011011	
61	u 1010110101	Ü 1010100101	7 1110111011 u 1010111111	ETX 1100000001 BEL 1110000001	
l 62	j 0101010101	J 0101000101) 0101011111	F 0110000101	
63 64	n 0111010101 = 1011111000	N 0111000101	n 0111011111	U 1010100101 - 0111111100	
65	< 0011111000	< 0011111001	= 1011111010 < 0011111011	= 0111111100 W 1110100101	
l 66	p 0000110101	P 0000100101	p 0000111111	J 0101000101	
67 68	0 0000111001) 1001011001	0 0000111011	DC2 0100100001	
69	& 0110011001 # 1100011001	& 0110011001 # 1100011001	& 0110011001 # 1100011001	& 0110011011 # 1100011011	
69 70 71	8 0001111001	* 0101011001	8 0001111011	ESC 1101100001	
71	i 1001010101	I 1001000101	1001011111	ACK 0110000001	
72 73	k 1101010101 m 1011010101	K 1101000101 M 1011000101	k 11010111111 m 1011011111	G 1110000101 V 0110100101	
74 75	/ 1111011001	? 1111111001	/ 1111011001	1110011001	
75	1110011001	0100011001	11110011001	" 0100011001	
76 77	LF 0101000000 '= 1011111001	LF 0101000000 + 1101011001	LF 0101000000 = 1011111001	GS 1011100000 + 1101011001	
78 79	FF 0011001001	< 0011111001	= 1011111001 FF 0011000001	FF 0011000011	
79	(0001011001	(0001011001	(0001011001	(0001011011	
80 81	9 1001111001 0 1111010101	(0001011001 O 1111000101	9 1001111011 0 1111011111	EM 1001100001] 1011100101	
82	0011010101	L 0011000101	0 11110111111	X 0001100101	
83	. 0011011001	, 0011011001	, 0011011001	, 0011011011	
80 81 82 83 94 85	. 0111011001 ; 1101111001	. 0111011001 : 0101111001	. 0111011001	. 0111011011	
86 86	10111001	[1101100101	: 11011111001] 1011100101	0101111001 1101100101	
87	- 1011011001	- 1111100101	- 1011011001	— 1111100101	
88 89	0 0000111001 9 1001111001	0 0000111001	0 0000111001 HT 100100001	0 0000111001	
Cop .	9 1001111001) 1001011001	HT 1001000001	HT 1001000001	

OPTIONS: Internal Oscillator (Pins 1, 2, 3) Any Key Down (Pin 4) Positive Output N-Key Rollover only Pulse Data Ready signal

Internal Resistor to GND on Shift and Control Pins KR9600-STD outputs provides ASCII bits 1-6 on B1-B6, and bit 7 on B8

CODING FOR KR9601 AND KR9602 STD

ΧY	Normal B-12345678 910	Shift B-12345678.910	Control B-12345678 910	Shift/Control B-12345678 910	
00	00000001 00	01010101 00	10101001 00	10101001 00 10101010 01	
01	00000010 01 00000011 01	01010110 01 01010111 01	10101010 01 10101011 01	10101011 01	
02	000001101	01011000 01	1010110001	10101100 01	
03 04 05 06	00000101 01	01011001 01 01011010 01	10101101 01 10101110 01	10101101 01	
05	00000110 01 00000111 01	0101101001	10101111 01	10101110 01 10101111 01	
06 07	0000111101	01011100 01	10110000 01	10110000 01 10110000 01	
08	00001000 01	01011100 01	10110000 01 10110001 01	10110001 01	
08 09 10	00001001 01 00001010 01	01011101 01 01011110 01	10110010 01	10110010 01 10110011 01	
10 11	0000101101	01011111 01	10110011 01	1011001101	
12 13	00001100 01	01100000 01	10110100 01 10110100 01	10110100 01 10110100 01	
13	00001100 01 00001101 01	01100000 01 01100001 01	10110101 01	10110101 01	
14 15	0000111001	01100010 01	1011011001	10110110 01 10110111 01	
16 17	00001111 01	0110001101	10110111 01 10111000 01	1011100001	
17	00010000 01	01100100 01 01100101 01	1011100101	10111001 01	
18	00010001 01 00010010 01	01100110 01	1011101001	10111010 01	
20	00010011 11	01100111 11	10111011 11	10111011 11 10111100 11	
21	00010100 11	01101000 11 01101001 11	10111100 11 10111101 11	10111101 11	
22	00010101 11 00010110 11	0110101011	1011111011	1011111011	
24	0001011111	01101011 11	1011111111	1011111111 11000000 11	
25	0001100011	01101100 11 01101101 11	11000000 11 11000001 11	1100000111	
26	0001100111 0001101011	0110111011	11000010 11	1100001011	
27	0001101111	0110111111	11000011 11	11000011 11	
29	00011100 11	01110000 11	11000100 11 11000101 01	11000100 11 11000101 0 1	
30	00011101 01 00011110 01	01110001 01 01110010 01	11000111001	11000110 01 11000111 01	
19 20 21 22 23 24 26 26 27 28 30 31 32 33 34 35 36 37 38 39 40 41	0001111101	01110011 01	11000111 01	11000111 01	
33	00011111 01	01110011 01	11000111 01	11000111 01 11001000 01	
34	00100000 01	01110100 01 01110101 01	11001000 01 11001001 01	11001001 01	
35	00100001 01 00100010 01	01110110 01	1100101001	11001010 01	
36 37	00100011 01	01110111 01	11001011 01	11001011 01 11001100 01	
38	00100100 01	01111000 01	11001100 01 11001101 01	1100110101	
39	00100101 01 00100110 11	01111001 01 01111010 11	1100111011	1100111011	
4U 41	00100111111	01111011 11	11001111 11	11001111 11 11010000 11	
42	00101000 11	Q1111100 11	1101 0000 11 11010001 11	1101000011	
43	00101001 11	0111110111 0111111011	1101000111	11010010 11	
44 45	00101010 11 00101011 11	0111111111	1101001111	11010011 11	
46 46	0010110011	10000000 11	11010100 11	11010100 11 11010101 11	
47	00101101 11 00101110 11	10000001 11 10000010 11	11010101 11 11010110 11	1101011011	
48	00101110 11	1000001011	11010110 11	11010110 11	
50	00101110 11 00101111 01	10000011 01	11010111101	11010111 01 11011000 01	
51	00110000 01	10000100 01 10000101 01	11011000 01 11011001 01	1101100101	
52	00110001 01 00110001 01	1000010101	1101100101	11011001 01	
53 54	0011001001	10000110 01	1101101001	11011010 01 11011011 01	
55	0011001101	10000111 01	11011011 01	1101110001	
56	00110100 01 00110101 00	10001000 01 10001001 00	11011100 01 11011101 00	11011100 01 11011101 00	
5/ 58	00110110100	10001010.01	1101111001	1101111001	
49 50 512 53 54 55 56 57 58 59 60	00110111 01	10001011 01 10001100 11	110111111 01	11011111 01 11100000 11	
60	00111000 11	10001100 11 10001101 11	11100000 11 11100001 11	11100001 11 11100010 11	
61	00111001 11 00111010 11	1000111011	11100010 11	1110001011	
61 62 63 64	0011101111	10001111 11	1110001111	11100011 11 11100100 11	
64	00111100 11	10010000 11 10010001 11	11100100 11 11100101 11	11100101 11	
65 66	0011110111 0011111011 0011111111	1001000111	1110011011	11100110 11	
67	0011111111	10010011 11	11100111 11 11100111 11	11100111111	
67 68	0011111111	1001001111	1110011111	11100111 11 11100111 11	
69 70 71 72 73 74 75 76 77 78	00111111 11 01000000 01	10010011 11 10010100 01	11101011111	11101000 01	
70 71	010000001 01	10010101 01	1110100101	11101001 01	
72	01000010 01	1001011001	1110101001	1110101001 1110101101	
73	0100001101	10010111 01	11101011 01 11101100 01	1110110001	
74 76	01000100 01 01000101 01	1001100101	11101101 01	1110110101	
76	01000110 01	1001101001	1110111001	1110111001	
77	0100011101	10011011 01	11101111 01 11110000 01	11110000.01	
78	01001000 01 01001001 01	10011100 01 10011101 01	11110001 01	11110001 01 11110010 01	
7 9 80	0100100101	1001111001	11110010 01	11110010 01	
81	01001011 01	10011111 01	11110011 01	11110011 01 11110100 01	
82	01001100 01	10100000 01	11110100 01 11110101 01	11110101 01	
83	01001101 01 01001110 01	10100001 01 10100010 01	1111011001	1111011001	
84 85	01001111 01	10100011 01	11110111 01	11110 111 01 11111000 01	
86	01001111 01 01010000 01	10100100 01 10100101 01	11110000 01 11110001 01	11111001 01	
	01010001 01	1010010101	11111010 01	11111010 01	
87 88	0101001001	10100110 01 10100111 01	1111101101	1111101001	

OPTIONS FOR THE KR9601-STD:

INTERNAL OSCILLATOR [Input clock divisor = 1] PINS 1, 2, 3

CE [Active Low]

PIN 4 PIN 5

AR1 [AR0 fixed at Lo = 0] [FIXED LONG DELAY OF 40000 CLOCK TIMES] [FIXED SHORT DELAY OF 6250 CLOCK TIMES]

PIN 6 AKO [positive true]
Pulsed DATA READY signal

N-KEY ROLLOVER

Pull-down resistor to ground at the following pins:

_ SHIFT

_ CONTROL

_ CAPS-LOCK

ARO

OPTIONS FOR THE KR9602-STD:

N-KEY ROLLOVER

AUTO-REPEAT

(FIXED LONG DELAY OF 40000 CLOCK TIMES) (FIXED SHORT DELAY OF 6250 CLOCK TIMES)

1 STOP bit.

No PARITY bit.

Input clock divisor of 63

Pull-down resistor to ground at the following pins:

-SHIFT

—CONTROL —CAPS-LOCK

750

CODING FOR KR9602-012 (ASCII)

XY	Normal B-12345678910	Shift B-12345678910	Control B-12345678910	Shift Control B-12345678910	
00 01	0000110001 1001110001	1001010001 0001010001	0000110001 1001110001	1001010001 0001010001	
02 03	1001110001 0001110001 1110110001	0101010001 0110010001	1001110001 0001110001 1110110001	0101010001 0110010001	
I 04	0110110001	0111101001	0110110001	0111101001	
05 06 07	1010110001 0010110001	1010010001 0010010001	1010110001 0010110001	1010010001 0010010001	
07 08	1100110001	1100010001 0000001001	1100110001	1100010001 0000001001	
09	0100110001 1000110001	1000010001 0001000001	0100110001 1000110001	1000010001 0001000001	
111	0001000001 1010110001	1101010001	0001000001 1011110001	1101010001	
12	1011010001 1010101001	1111101001 1010111001	1111100001 1011100001	1111100101 1010100101	
14	1101101001 1111011011	1101111001 0000101011	1101100000 0000100011	1101100100 0000100111	
16	1111011011	1111001011	1111000011	1111000111	
17	1001011011 1010111011	1001001011 1010101011	1001000011 1010100011	1001000111 1010100111	
19	1001111011 0010111011	1001101011 0010101011	1001100011 0010100011	1001100111 0010100111	
21	0100111011	0100101011	0100100011	0100100111	
23	1010011011 1110111011	1010001011 0101001011	1010000011 1110100011	1010000111 1110100111	
24 25	1000111011 1101100000	1000101011	1000100011 1101100000	1000100111 1101100000	
08 09 10 11 12 13 14 15 16 17 18 20 21 22 23 24 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38	1110111011 1000111011 1101100000 1001000001 1011000001	1101100000 1001000101	1001000001 1011000001	1101100000 1001000101 1011000001	
28		1011 0000 01 0111111001	0000011001	1011900001 0111111001	
29 30	1110010001 1101110001	0100010001 0101110001 0011001011	1110010001 1101110001	0100010001 0101110001	
31	1101110001 0011011011 1101011011	0011001011	0011000011 1101000011 0101000011	0011000111	
33	0101011011	1101001011 0101001011	0101000011	1101000111 0101000111	
34 35	0001011011 1110011011	0001001011 1110001011	0001000011 1110000011	0001000111 1110000111	
36	0110011011	0110001011 0010001011	0110000011	0110000111	
38	0010011011 1100111011	1100101011	0010000011 1100100011	0010000111 1100100111	
39 40	1000011011 1111010001	1000001011 1111110001	100000011 1111010001	1000000111 1111110001	
40 41 42	0111010001 0011010001	0111110001 0011110001	0111010001 0011010001	0111110001 0011110001	
42 43	1011011011	1011001011	1011000011	1011100111	
44 45	0111011011 0100011011	0111001011 0100001011	0111000011 010000011	0111000111 0100000111	
46 47	0110111011 1100011011	0110101011 11 000 01011	0110100101 1110100101	0110100111 1100000111	
46	0001100011 0101111011	0001100011 0101101011 0011111001 000010001	0001100101	0001100111 0101100111	
49 50	0101111011 0011101001	0101101011 00111111001	0101100011 0011100001	0101100111 0011100101	
51 50	0011101001 0000010001	0000010001	0011100001 0000010001 1010000101	0011100101 0000010001	
53	1010000001 0110000001 1110000001 1001000001 0101000001 1101000001	000010001 1010000001 0110000001 11000000	0110000101	1010000101 0110000101	
54 55	1001000001	1001000001	f110000101 1001000101 0101000101	1110000101 1001000101	
56 57	0101000001	0101000001	0101000181 1101000101	0101000101 1101000101	
58	0111000001	0111000001	0111000101	0111000101	
60 59	1111000001 0000100001		1111000101 0000100101	1111000101 0000100101	
61 62	1000100001 0100100001	1000100001 0100100001	1000100101 0100100101	1000100101 0100100101	
<u>§</u>	1100100001 0010000001	1100100001 001000001	1100100101 0010000101	1100100101 0010000101	
65	1010100001	1010100001	1010100101	1010100101	
46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63 64 64 65 66 67 68 69 70 71 72 72 74 77 78 80 80	0110100001 1110100001	0110100001 1110100001	0110100101 1110100101	0110100101 1110100101	
68	0001100001 1001100001	0001100001 1001100001	0001100101 1001100101	1110100101 0001100101	
70	0101100001	0101100001 0011100001	0101100101	0001100101 0101100101	
71 72	0011100001 1011100001	1011100001	0101100101 0011100101 1011100101	0011100101 1011100101	
73	0111100001 1111100001	0111100001 1111100001	0111100101 1111100101	0111100101 1111100101	
75	000000001	000000001	0000000101	0000000101	
76	100000001 010000001	100000001 010000001	1000000101 0100000101	1000000101 0100000101	
78 79	1100000001 0010000001	110000001 001000001	1100000101 0010000101	1100000101 0010000101	
80	0000110111	0000110011 1001110011	0000110111 1001110111	0000110011 1001110011	
81 82	1001110111 1000100011	0001110011	1000100011	0001110011	
83 84	1118110111 11 00 100011	1110110011	1110110111	1110110011 0110110011	
82 83 84 85 86 87	1010110111	0110110011 1010110011	1100100011 1010110111 0100100011	1010110011	
86 87	0100100011 1100110111	0010110011 1100110011	1100110111	0010110011 1100110011	
88 89	0010100011 1000110011	0100110011 1000110011	0010100011 1000110111	0100110011 1000110011	
T	1444114411		7000710177	,000110011	

OPTIONS FOR THE KR9602-012 ASCII:

Lockout
Auto Repeat
(Fixed Long Delay of 60,000 Clock Times)
(Fixed Short Delay of 2000 Clock Times)
One Stop Bit
Input Clock Divisor of 32


No Parity
Eight Data Bits
Pull down Resistor to Ground is at the following pins:

— SHIFT


— CONTROL

— CAPS LOCK

STROBE DELAY vs C2 FOR KR9600/1/2



OSCILLATOR FREQUENCY vs C1 FOR KR9600/KR9601



KEYBOARD LAYOUT FOR KR9601/9602-STD

X1 Y6 X3 Y6 X3 Y4 X1 Y5 X0 Y6 X1 Y8 X8 Y0 X7 Y0 X7 Y1 X3 Y9 X3 Y8 X3 Y5 X5 Y4 X2 Y6 X1 Y0 X1 Y2 X1 Y1 X5 Y7 X5 Y8 X5 Y6 X5 Y5 X7 Y2 X4 Y0 X3 Y2 X3 Y1 X3 Y0 X8 Y4 X7 Y3 X7 Y5 X6 Y5 X6 Y6 X6 Y2 X5 Y2 X5 Y1 X5 Y0 X6 Y0 X8 Y8 X8 Y7 X8 Y9 X8 Y6 X8 Y1 X8 Y3 X8 Y2



Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications, consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.