TRUE/FALSE. Write 'T' if the statement is true and 'F' if the statement is false.

1) All multivibrators require feedback.

1) _____

2) All multivibrators are level triggered.

2) _____

3) The symbol for an edge-triggered flip-flop has a triangle on its clock input.

- 3) _____
- 4) A D flip-flop is constructed by connecting an inverter between the Set and Clock terminals of a S-R flip-flop.
- 4) _____
- 5) The J-K flip-flop toggles when both inputs are high during the transition of the clock signal.
- 5) _____

6) Preset and Clear inputs are normally synchronous.


6) _____

7) A pulse-triggered flip-flop is identified by a bubble on its Q output terminal.

- 7) _____
- 8) A one-shot is a multivibrator that must be triggered to produce each output pulse.
- 8) _____
- 9) The 555 timer has three basic operating modes: monostable, bistable, and astable.
- 9) _____

10) The waveforms for this J-K flip-flop indicate the circuit is operating properly.

10) _____



11) The ON time of a 555 monostable multivibrator is determined by $t_W = 1.1RC$.

- 11) _____
- 12) A diode can be added to the discharge path for a 555 astable multivibrator to obtain duty cycles that are less than 50%.
- 12) _____

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

- 13) An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in?
- 13) _____

A)
$$Q = 1, \overline{Q} = 0$$
 B) $Q = 0, \overline{Q} = 0$ C) $Q = 1, \overline{Q} = 1$ D) $Q = 0, \overline{Q} = 1$

B)
$$\Omega = 0 \overline{\Omega} = 0$$

C)
$$Q = 1, \overline{Q} = 1$$

$$D) Q = 0, Q = 1$$

14) What advantage does a J-K flip-flop have over an R-S flip-flop?

14) _____

- A) It does not require a clock input.
- B) It has no invalid input states.

C) It has only one output.

D) It has fewer gates.

TRUE/FALSE. Write 'T' if the statement is true and 'F' if the statement is false.

- 15) A J-K flip-flop can be used as a divide-by-two frequency divider with an output duty cycle of
- 15) ____

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

16) What is one disadvantage of an R-S flip-flop?

16) _____

A) It has no CLOCK input.

B) It has only a single output.

C) It has no Enable input.

D) It has an invalid input state.

17) How is the invalid input state problem associate	ed with the S-R flip-flop overcome?	17)	
A) The R terminal is eliminated.			
C) A single input terminal is used (D).	D) Both B and C are correct.		
18) Which of the following is correct for a gated D la	atch?	18)	
A) Only one of the inputs can be high at a tim	ne.		
B) Q output follows the input D when the EN	JABLE is high.		
C) The output complement follows the input	· ·		
D) The output toggles if one of the inputs is h			
19) What symbol is used to identify edge-triggered flip-flops?			
A) An inverted "L" on the output	B) A bubble on the Clock input	19)	
C) A triangle on the Clock input	D) The letter E on the Enable input		
20) An edge-triggered flip-flop must have		20)	
A) a pulse transition detector	•	,	
B) active-low inputs and complemented outp	nits		
C) at least two inputs to handle rising and fal			
D) a very fast response time	ing cuges		
21) Miliab of the fellowing describes the angustion	of a monitive adaptairement Delin flow?	21)	
21) Which of the following describes the operation of		21)	
A) If both inputs are high, the output will tog	~		
B) When both inputs are low, an invalid state			
	ne leading edge of the clock and is passed to the		
output on the trailing edge of the clock.	1. 1 (.1 1 1		
D) The output will follow the input on the lea	iding edge of the clock.		
22) What primary advantage does the J-K flip-flop have over the S-R flip-flop?			
A) The J-K flip-flop does not have propagatio	n delay problems.		
B) The J-K flip-flop only needs one output.			
C) The J-K flip-flop does not have an invalid it	input state.		
D) The J-K flip-flop is much faster.	•		
23) If both inputs of an S-R flip-flop are low, what h	nappens when the clock goes high?	23)	
A) An invalid state is produced.	B) The output resets.	,	
C) The output toggles.	D) No change occurs in the output.		
24) Asynchronous inputs are best described as		24)	
A) having full control over the FF, regardless		,	
B) being tied to the inputs, but independent of	-		
C) having little or no control over the FF, exce			
D) being tied to the clock, but not to the input			
2) seeing use to the crodity surface to the input			
25) The asynchronous inputs to a flip-flop are norm	nally labeled and, and are	25)	
normally active inputs.			
A) SET, RESET, high	B) PRE, CLR, low		
C) START, STOP, low	D) ON, OFF, high		
26) Which of the following best describes the action of pulse-triggered flip-flops?			
A) A pulse on the clock transfers data from in	put to output.		
B) The synchronous inputs must be pulsed.			

C) The clock and R-S inputs must be pulse shapeD) The data is entered on the leading edge of the of the clock.		
27) When both inputs of a J-K pulse-triggered FF are h	igh, and the clock cycles, the output will	27)
 A) remain unchanged	B) not change	
C) toggle	D) be invalid	
28) The L in 74L71 stands for		28)
A) low frequency	B) lock-out flip-flop	
C) low power	D) the type of package	
29) Which of the following is a primary characteristic of A) Data cannot be entered into the FF unless the B) Data can only be entered when the clock is his	EN line is high.	29)
C) Data is only clocked into the FF on the clock t	ransition.	
D) The master section is a pulse triggered type F		
30) Which of the following ratings is NOT associated v	vith flip-flops?	30)
A) Propagation delay time	B) Interval time	
C) Set-up time	D) Hold time	
31) Set-up time specifies		31)
A) how long the operator has in order to get the level is exceeded	flip-flop running before the maximum power	
B) how long it takes the output to change states		
 C) the minimum time required for the control legal prior to the triggering edge of the clock in ord component 		
D) the maximum time interval required for the c	ontrol levels to remain on the innuts before the	
triggering edge of the clock in order for the d	-	
32) These waveforms are applied to a gated D latch, w	hich is initially RESET. Which of the areas	32)
identified on the Q waveform is incorrect?	nich is mutany NESET. Which of the dreas	02)
p		
Q a b c d		
A) Area a B) Area b	C) Area c D) Area d	
33) Flip-flops are normally used for all of the following	g applications, except	33)
A) data storage	B) frequency division	
C) counting	D) logic gates	
34) A J-K flip-flop is being used as a divide-by-2 circui		34)
A) the J and K inputs are tied to ground	B) the reset is tied to the clock	
C) the J and K inputs are tied to Vcc	D) all the inputs are connected to the preset	
35) A one-shot is classified as a(n)		35)
A) astable multivibrator	B) one-pulse multivibrator	

C) monostable	multivibrator	D) bistable mi	ıltivibrator	
	ne-shot has a pulse width o r trigger pulse is applied. T		_	36)
A) 13	B) 7	C) 3	D) 10	
A) has two stab	ribrator is a circuit that ole states continuous output signal	B) has one sta		37)
Which of the followall of the register B) The socket of the control of the switch of	witch is used to input data to owing could be the cause of IC is intermittent and failurentacts on the register IC acontacts are bouncing. Supply is probably noisy.	f the problem? ure is imminent.	t of the register is erratic.	38)
 39) A positive edge-triggered J-K flip-flop is used to produce a two-phase clock. However, when the circuit is operated it produces erratic results. Close examination with an oscilloscope reveals the presence of glitches. What might be the source of these glitches? A) A race condition exists between the Q and Q outputs to the AND gate. B) A race condition exists between the J and K inputs. C) A race condition exists between the CLOCK and the outputs of the flip-flop feeding the AND gate. D) The PRESET and CLEAR terminals may have been left floating. 				39)