

# **CUDA Performance**

Shehzan Mohammed CIS 5650 - Fall 2024



# Acknowledgements

Some slides from <u>Varun Sampath</u>

# Agenda

#### Maximize Utilization

- Parallel Reduction Revisited
- Warp Partitioning

#### Maximize Memory Throughput

- Memory Coalescing
- Bank Conflicts
- Dynamic Partitioning of SM Resources

#### Maximize Instruction Throughput

- Data Prefetching
- Instruction Mix
- Loop Unrolling
- Thread Granularity



#### Efficient data-parallel algorithms



Optimizations based on GPU Architecture



Maximum Performance




## **Parallel Reduction Revisited**




Recall Parallel Reduction (sum)


0 1 2 3 4 5 6 7















Mirror indexing









# Parallel Reduction - Kernel (partial code)

```
__shared__ float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (int stride = 1; stride < blockDim.x; stride *= 2) {
    __syncthreads();
    if (t % (2 * stride) == 0)
        partialSum[t] += partialSum[t + stride];
}</pre>
```



# Parallel Reduction – Kernel (partial code)

```
shared__ float partialSum[];
                                             Compute sum for elements in
// ... load into shared memory
                                                  shared memory
unsigned int t = threadIdx.x;
for (int stride = 1; stride < blockDim.x; stride *= 2) {</pre>
  syncthreads();
  if (t % (2 * stride) == 0)
    partialSum[t] += partialSum[t + stride];
```

# Parallel Reduction - Kernel (partial)

```
shared float partialSum[];
  // ... load into shared memory
  unsigned int t = threadIdx.x;
  for (int stride = 1; stride < blockDim.x; stride *= 2) {</pre>
    syncthreads();
    if (t % (2 * stride) == 0)
       partialSum[t] += partialSum[t + stride];
                                                         stride: 1, 2, 4...
Penn Engineering
                                     Code from http://courses.engr.illinois.edu/ece498/al/Syllabus.html
```


# Parallel Reduction – Kernel (partial)

```
shared float partialSum[];
  // ... load into shared memory
  unsigned int t = threadIdx.x;
  for (int stride = 1; stride < blockDim.x; stride *= 2) {</pre>
    syncthreads();
                                               Why?
    if (t % (2 * stride) == 0)
       partialSum[t] += partialSum[t + stride];
Penn Engineering
                                    Code from http://courses.engr.illinois.edu/ece498/al/Syllabus.html
```


# Parallel Reduction - Kernel (partial)

```
shared float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (int stride = 1; stride < blockDim.x; stride *= 2) {</pre>
   syncthreads();
 if (t % (2 * stride) == 0)
    partialSum[t] += partialSum[t + stride];
```

- Compute sum in same shared memory
- As stride increases, what do more threads do?











- **1st pass**: threads 1, 3, 5, and 7 don't do anything
- Really only need n/2 threads for n elements






2nd pass: threads 2, and 6 also don't do anything





• 3rd pass: threads 4 now also doesn't do anything





• In general, number of threads required is halved at each pass Penn Engineering


• What if we *tweaked* the implementation?





0 1 2 3 4 5 6 7

















# Parallel Reduction - Kernel (partial)

```
shared float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (int stride = blockDim.x / 2; stride > 0; stride /= 2) {
  syncthreads();
  if (t < stride)</pre>
                                                    stride: 4, 2,
    partialSum[t] += partialSum[t + stride];
```


# Parallel Reduction - Kernel (partial)

```
shared float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (int stride = blockDim.x / 2; stride > 0; stride /= 2) {
  syncthreads();
  if (t < stride)</pre>
    partialSum[t] += partialSum[t + stride];
          Condition changes
          Operation remains same
```











- Ist pass: threads 4, 5, 6, and 7 don't do anything
- Still only need **n/2** threads for **n** elements, but can now launch half the threads/blocks









2nd pass: threads 2 and 3 don't do anything



What's the difference?



stride = 1, 2, 4, ...



stride = ... 4, 2, 1



What is the difference?

```
if (t % (2 * stride) == 0)
    partialSum[t] += partialSum[t + stride]; ...
```

```
if (t < stride)
  partialSum[t] += partialSum[t + stride];
  stride = ... 4, 2, 1</pre>
```



# Warp Partitioning



# Warp Partitioning

- Warp Partitioning: how threads from a block are divided into warps
- Knowledge of warp partitioning can be used to:
  - Minimize divergent branches
  - Retire warps early
- Partition based on consecutive increasing threadIdx




- ID Block
  - threadIdx.x between 0-1023 (Fermi & newer)
  - Warp n
    - Starts with thread 32n
    - Ends with thread 32(n + 1) 1
  - Last warp is padded if block size is not a multiple of 32

```
      Warp 0
      Warp 1
      Warp 2
      Warp 3

      0...31
      32...63
      64...95
      96...127
```


- 2D Block
  - Increasing threadIdx means
    - Increasing threadIdx.x
    - Starting with row threadIdx.y == 0

• Example for 64x8 block






### 2D Block





- 3D Block
  - Start with threadIdx.z == 0
  - Partition as a 2D block
  - Increase threadIdx.z and repeat

Divergent branches are within a warp!





• For warpSize == 32, does any warp have a divergent branch with this code:

```
if (threadIdx.x > 15)
{
    // ...
}
```



• For any warpSize > 1, does any warp have a divergent branch with this code:

```
if (threadIdx.x > warpSize - 1)
{
   // ...
}
```




 Given knowledge of warp partitioning, which parallel reduction is better?


```
if (t % (2 * stride) == 0)
  partialSum[t] += partialSum[t + stride]; ...
stride = 1, 2, 4,
```

```
if (t < stride)
  partialSum[t] += partialSum[t + stride];</pre>
stride = ... 4, 2, 1
```



• Pretend warpSize == 2







• Ist pass

4 divergent warps

0 divergent warps







• 2<sup>nd</sup> pass

2 divergent warps

0 divergent warps







• 3<sup>rd</sup> pass

1 divergent warp

Optimized algorithm still diverges when elements < warpSize

1 divergent warp






- Good partitioning also allows warps to be retired early.
  - Better hardware utilization


```
if (t % (2 * stride) == 0)
    partialSum[t] += partialSum[t + stride]; ...
stride = 1, 2, 4,
```

```
if (t < stride)
  partialSum[t] += partialSum[t + stride];</pre>
stride = ... 4, 2, 1
```



• Pretend warpSize == 2






- I<sup>st</sup> pass
  - 0 warps retired


# Warp 3 Warp 0 Warp 1 Warp 2 Td Penn Engineering 1, 2, 4, ...

### 2 warps retired




• 2<sup>nd</sup> pass

2 warps retired
 (2 total)



1 warp retired
 (3 total)




• 3<sup>rd</sup> pass

1 warps retired

(3 total) Warp 0 Warp 2 Warp 3 Warp 1 Penn Engineering 1, 2, 4, ...

0 warps retired
 (3 total)



- Construct/Rework the algorithm such that divergence within a warp is minimal
  - At best none, at worst limited divergence
- Try to retire warps early saves SM clock time
  - More warps available to be scheduled






**Device Level** 





 Given a matrix stored row-major in global memory, what is a thread's desirable access pattern?






 Given a matrix stored row-major in global memory, what is a thread's desirable access pattern?






- Given a matrix stored row-major in global memory, what is a thread's desirable access pattern?
  - a) column after column
    - Individual threads read increasing, consecutive memory address
  - b) row after row
    - Adjacent threads read increasing, strided memory addresses














- Think in terms of parallel threads access
- Want threads within an iteration to be accessing continuous memory



- Global memory bandwidth (DRAM)
  - G80 86.4 GB/s, GT200 I50 GB/s, Fermi I77 GB/s
  - Kepler 192 GB/s, Maxwell 224 GB/s, Pascal 320 GB/s
  - Turing 448 GB/s, Ampere 760 GB/s, Lovelace 760 GB/s
- Achieve peak bandwidth by requesting large,
   consecutive locations from DRAM
  - Accessing random location results in much lower bandwidth



- The GPU coalesces consecutive reads in a full-warp into a single read
- Strategy: read global memory in a coalesce-able fashion into shared memory
  - Then access shared memory <u>randomly</u> at maximum bandwidth
    - Ignoring bank conflicts...



- Memory coalescing rearrange access patterns to improve performance
- Useful today but will be less useful with large on-chip caches





Warp Level




- Shared Memory
  - Sometimes called a parallel data cache
    - Multiple threads can access shared memory at the same time
  - Memory is divided into banks

```
Bank 0
Bank 1
Bank 2
Bank 3
Bank 4
Bank 5
Bank 6
Bank 7
```

#### Banks

- Each bank can service one <u>address</u> per cycle
- Per-bank bandwidth: 32-bits per clock cycle
- Successive 32-bit <u>words</u> are assigned to successive banks



- Bank Conflict: Two simultaneous accesses to the same bank, but not the same address
  - Serialized !!!
- G80-GT200: 16 banks, with 8 SPs concurrently executing
- Fermi & Newer: 32 banks, with 16 SPs concurrently executing



Bank 0

Bank 1

Bank 2


Bank 3


Bank 4

Bank 5


Bank 6


Bank 7















- Fast Path (Fermi & newer)
  - All threads in a warp access different banks






- Fast Path 2 (Fermi & newer)
  - Two or more threads in a warp access the same address
  - "Broadcast"






- Slow Path (Fermi & newer)
  - Multiple threads in a warp access the same bank
  - Access is serialized

— What is the cost? Thread 0







• For what values of s is this conflict free?

```
__shared__ float shared[256];
// ...
float f = shared[index + s * threadIdx.x];
```

```
__shared__ float shared[256];
// ...
float f = shared[index + s * threadIdx.x];
           s = 1
                                              s =
                                                      Bank 0
                                  Thread 0
                   Bank 0
Thread 0
                                                      Bank 1
                                  Thread 1
                   Bank 1
Thread 1
                                                      Bank 2
                                  Thread 2
                   Bank 2
Thread 2
                                                      Bank 3
                                  Thread 3
                   Bank 3
Thread 3
                                                      Bank 4
                   Bank 4
Thread 4
                                                      Bank 5
                                  Thread 11
                   Bank 5
Thread 5
                                                      Bank 6
                                  Thread 12
Thread 6
                   Bank 6
                                                      Bank 7
                                  Thread 13
                   Bank 7
Thread
                                  Thread 31
                                                     Bank 31
                   Bank 31
Thread 31
```




```
__shared__ float shared[256];
// ...
float f = shared[index + s * threadIdx.x];
           s = 2
                                                       Bank 0
                                   Thread 0
                    Bank 0
Thread 0
                                    Thread 1
                    Bank 1
Thread 1
                                   Thread 2
                                                       Bank 4
                    Bank 2
Thread 2
                                   Thread 3
                    Bank 3
Thread 3
                                                       Bank 8
                                   Thread 4
                    Bank 4
Thread 15
                    Bank 5
                                                       Bank 16
                                   Thread 14
                    Bank 6
Thread 16
                                   Thread 15
Thread 17
                    Bank 7
                                                       Bank 24
                                   Thread 16
                                   Thread 17
                                                       Bank 28
Thread 31
                   Bank 31
                                   Thread 31
                                                        . . . . . .
```




- Without using a profiler, how can we tell what kind of speedup we can expect by removing bank conflicts?
- What happens if more than one thread in a warp writes to the same shared memory address (non-atomic instruction)?








• Recall a SM dynamically partitions resources:






• Recall a SM dynamically partitions resources:



G80 Limits	Fermi Limits	Kepler Limits
8	8	16
768	1536	2048
32KB	32 KB	64KB
I6KB	48KB	48KB




- We can have
  - 8 blocks of 96 threads
  - 4 blocks of 192 threads
  - But not 8 blocks of 192 threads








- We can have (assuming 256 thread blocks)
  - 768 threads (3 blocks) using 10 registers each
  - 512 threads (2 blocks) using 15 registers each









- We can have (assuming 256 thread blocks)
  - 768 threads (3 blocks) using 10 registers each
  - 512 threads (2 blocks) using 15 registers each

- More registers decreases thread-level parallelism
  - Can it ever increase performance?







- Performance Cliff: Increasing resource usage leads to a dramatic reduction in parallelism
  - For example, increasing the number of registers, unless doing so hides latency of global memory access
- Occupancy: The ratio of active warps and maximum possible warps.
  - Low occupancy = less latency hiding
  - High occupancy = better performance? (not always)



- GPU programmers are always trying to balance between occupancy and resources used
- Useful CUDA functions to help you determine the block size given resources used
  - cudaOccupancyMaxActiveBlocksPerMultiprocessor
  - cudaOccupancyMaxPotentialBlockSize
  - cudaOccupancyMaxPotentialBlockSizeVariableSMem







```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;
```





```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;
Execute instruction that are not Dependent on memory read
```



```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;
Use global memory after the above line
from enough warps hide the memory latency
```



 Prefetching data from global memory can effectively increase the number of independent instructions between global memory read and use

Recall tiled matrix multiply:

```
for (/* ... */)
{
    // Load current tile into shared memory
    __syncthreads();
    // Accumulate dot product
    __syncthreads();
}
```



Tiled matrix multiply with prefetch:

```
// Load first tile into registers
for (/* ... */)
  // Deposit registers into shared memory
  syncthreads();
  // Load next tile into registers
  // Accumulate dot product
  syncthreads();
```



• Tiled matrix multiply with prefetch:

```
// Load first tile into registers
for (/* ... */)
  // Deposit registers into shared memory
  syncthreads();
  // Load next tile into registers
  // Accumulate dot product
  syncthreads();
```



Tiled matrix multiply with prefetch:

```
// Load first tile into registers
for (/* ... */)
  // Deposit registers into shared memory
   syncthreads();
                                           Prefetch for next iteration
  // Load next tile into registers
                                           of the loop
  // Accumulate dot product
  syncthreads();
```




• Tiled matrix multiply with prefetch:

```
// Load first tile into registers
for (/* ... */)
  // Deposit registers into shared memory
  syncthreads();
  // Load next tile into registers
  // Accumulate dot product -
                                      These instructions executed by enough
                                      threads will hide the memory latency
  syncthreads();
                                      of the prefetch
```



#### Instruction Mix

- Special Function Units (SFUs)
  - Single-precision floating-point
  - Use to compute \_\_sinf(), \_\_expf() etc.
  - Modern GPUs have either 16 or 32 SFUs
     each running at 1 instruction per clock
  - Use when speed trumps precision





Fermi Streaming Multiprocessor (SM)





- Instructions per iteration
  - One floating-point multiply
  - One floating-point add
  - What else?

```
for (int k = 0; k < BLOCK_SIZE; k++)
{
   Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```

- Other instructions per iteration
  - Update loop counter

```
for (int k = 0; k < BLOCK_SIZE; (k++))
{
   Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```



- Other instructions per iteration
  - Update loop counter
  - Branch

```
for (int k = 0; k < BLOCK_SIZE; k++)
{
   Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```

- Other instructions per iteration
  - Update loop counter
  - Branch
  - Address arithmetic


```
for (int k = 0; k < BLOCK_SIZE; k++)
{
    Pvalue += (Ms[ty][k])*(Ns[k][tx])
}</pre>
```

- Instruction Mix
  - 2 floating-point arithmetic instructions
  - I loop branch instruction
  - 2 address arithmetic instructions
  - I loop counter increment instruction

```
for (int k = 0; k < BLOCK_SIZE; k++)
{
   Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```

#### Instruction Mix

- Only 1/3 are floating-point calculations
  - But want full theoretical TFLOPs
  - Consider loop unrolling





Fermi Streaming Multiprocessor (SM)

- No more loop
  - No loop count update
  - No branch
  - Constant indices no address arithmetic instructions

```
Pvalue +=
   Ms[ty][0] * Ns[0][tx] +
   Ms[ty][1] * Ns[1][tx] +
   ...
   Ms[ty][15] * Ns[15][tx]; // BLOCK_SIZE = 16
```



Automatically:

```
#pragma unroll BLOCK_SIZE
for (int k = 0; k < BLOCK_SIZE; k++)
{
   Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```

Disadvantages to unrolling?








- How much work should one thread do?
  - Parallel Reduction
    - Reduce two elements?
  - Matrix multiply
    - Compute one element of Pd?






Matrix Multiple

 Both elements of Pd require the same row of Md

TILE WIDTH



- Matrix Multiple
  - Compute both Pd elements in the same thread
    - Reduces global memory access by ¼
    - Increases number of independent instructions
      - What is the benefit?
    - New kernel uses more registers and shared memory
      - What does that imply?



#### Summary

- Most of GPU Programming is about optimization
- Maximize utilization, memory throughput and instruction throughput
- Need to find the balance between
  - The amount of compute per thread
  - The resources used per thread

