



Part A: $W_p=W_n=1 \mu\text{m}$, $L_n=L_p=0.2 \mu\text{m}$

Design Layout & Timing Diagram of CMOS Inverter





NAME OF THE STUDENT:

CLASST:

ROLL NUMBER:

Part B: $W_p=2.5W_n$ ($W_n=1 \mu\text{m}$) , $L_n=L_p=0.2 \mu\text{m}$

Design Layout & Timing Diagram of CMOS Inverter





NAME OF THE STUDENT:

CLASST:

ROLL NUMBER:

Part C: $W_p=5W_n$ ($W_n=1 \mu\text{m}$) , $L_n=L_p=0.2 \mu\text{m}$

Design Layout & Timing Diagram of CMOS Inverter





NAME OF THE STUDENT:

CLASS:

ROLL NUMBER:

Part A: Design Layout & Timing Diagram of CMOS NAND Gate without capacitor





NAME OF THE STUDENT:

CLASST:



ROLL NUMBER:

Part B: Design Layout & Timing Diagram of CMOS NAND Gate with capacitor



NAME OF THE STUDENT:
CLASST:
ROLL NUMBER:

Part A: Design Layout & Timing Diagram of CMOS NOR Gate without capacitor





NAME OF THE STUDENT:



CLASST:

ROLL NUMBER:

Part B: Design Layout & Timing Diagram of CMOS NOR Gate with capacitor





NAME OF THE STUDENT:
CLASST:
ROLL NUMBER:



NAME OF THE STUDENT:


CLASST:

ROLL NUMBER:



NAME OF THE STUDENT:
 CLASS:
 ROLL NUMBER:


Layout Diagram:





NAME OF THE STUDENT:

CLASS:

ROLL NUMBER:



Simulation Results:



Conclusion:

NAME OF THE STUDENT:

CLASS:

ROLL NUMBER: