
Parallel Interfaces for LAN9253 and LAN9254

<i>Author: Parthiv Pandya Microchip Technology Inc.</i>

INTRODUCTION

The LAN9253 and LAN9254 devices enable EtherCAT® via a parallel bus interface called a Host Bus Interface (HBI). This connects to a microcontroller (MCU) or a microprocessor (MPU). The interface provides Multiplexed mode where address and data are transferred on the same pins, and Demultiplexed mode where address and data are transferred on separate address and data pins.

This application note discusses the HBI, its different modes, and the mode performance differences for LAN9253 and LAN9254 devices.

Sections

This document includes the following topics:

[Host Bus Interface on page 2](#)

[Pin Connections in HBI Modes on page 2](#)

[HBI PDI Configuration on page 11](#)

[HBI Performance on page 13](#)

[Summary on page 19](#)

References

Consult the following documents for details on the specific parts referred to in this document.

- *LAN9253 Data Sheet* (www.microchip.com/DS00003421)
- *LAN9254 Data Sheet* (www.microchip.com/DS00003422)

Terms and Abbreviations

- HBI – Host Bus Interface
- MCU – Microcontroller
- MPU – Microprocessor
- PDI – Process Data Interface

HOST BUS INTERFACE

The Host Bus Interface (HBI) is an SRAM-style memory interface. It supports native 8-bit and 16-bit cycles, and indexed (address pointer register), demultiplexed (LAN9254 only), and multiplexed accesses. The external pins are connected via the Pin Multiplexer.

HBI Features

The following are the features of the LAN9253 and LAN9254 HBI:

- 8-bit or 16-bit external bus (static selection)
- 32-bit internal registers
- Indexed register access
- Three index/data register banks, each with independent BYTE/WORD to DWORD conversion
- Direct FIFO data addressing with independent BYTE/WORD to DWORD conversion
- Register configurable endianness per data register and FIFO access
- Multiplexed address/data bus
- Single or dual address phases
- Direct FIFO data addressing
- Dynamic endianness
- Demultiplexed address (LAN9254 only)
- Reduced cycle time
- Dynamic endianness

PIN CONNECTIONS IN HBI MODES

LAN9253 HBI Pin Connections

TABLE 1: LAN9253 HBI PIN FUNCTIONS

Number of Pins	Name	Symbol	Description
1	Read	RD	This pin is the host bus read strobe. Normally active low, the polarity can be changed via configuration register settings.
	Read or Write	RD_WR	This pin is the host bus direction control. Used in conjunction with the ENB pin, it indicates a read or write operation. The normal polarity is read when 1, write when 0 (R/nW), but can be changed via configuration register settings.
1	Write	WR	This pin is the host bus write strobe. Normally active low, the polarity can be changed via configuration register settings.
	Enable	ENB	This pin is the host bus data enable strobe. Used in conjunction with the RD_WR pin, it indicates the data phase of the operation. Normally active low, the polarity can be changed via configuration register settings.
1	Chip Select	CS	This pin is the host bus chip select and indicates that the device is selected for the current transfer. Normally active low, the polarity can be changed via configuration register settings.


TABLE 1: LAN9253 HBI PIN FUNCTIONS (CONTINUED)

Number of Pins	Name	Symbol	Description
2	Byte Enable	BE1 BE0	In 16-bit Data mode, these pins indicate which bytes are to be written or read. In 8-bit Data mode, these pins are not used. These pins are only available in Multiplexed mode. Normally active low, the polarity can be changed via configuration register settings.
5	Address	A[4:0]	These pins provide the address for Indexed Address mode. In 16-bit Data mode, bit 0 is not used. Address bit 0 is shared with data bit 15.
16	Data	D[15:0]	These pins are the host bus data bus for Non-Multiplexed Address modes. In 8-bit Data mode, bits 15-8 are not used. Their input and output drivers are disabled. Address bit 0 is shared with data bit 15.
	Address and Data	AD[15:0]	These pins are the host bus address/data bus for Multiplexed Address mode. Bits 15-8 provide the upper byte of address for Single Phase Multiplexed Address mode. Bits 7-0 provide the lower byte of address for Single Phase Multiplexed Address mode, and both bytes of address for Dual Phase Multiplexed Address mode. In 8-bit Data Dual Phase Multiplexed Address mode, bits 15-8 are not used. Their input and output drivers are disabled.
1	Address Latch Enable High	ALEHI	This pin indicates the address phase for Multiplexed Address modes. It is used to load the higher address byte in Dual Phase Multiplexed Address mode. Normally active low (address saved on rising edge), the polarity can be changed via configuration register settings.
	EEPROM Emulation ALELO Polarity Strap 0	EE_EMUL_ALELO_POL	During EEPROM Emulation mode, if the default PDI selection is set to HBI Multiplexed 1 Phase, this strap is used to set the HBI ALE polarity until the EEPROM configuration data has been loaded.
1	Address Latch Enable Low	ALELO	This pin indicates the address phase for Multiplexed Address modes. It is used to load both address bytes in Single Phase Multiplexed Address mode and the lower address byte in Dual Phase Multiplexed Address mode. Normally active low (address saved on rising edge), the polarity can be changed via configuration register settings.
1	Wait/Acknowledge	WAIT_ACK	This pin indicates when the host bus cycle may be finished. This pin is tri-state when the device is not selected. Normally push-pull, the buffer type can be changed to open-drain via configuration register settings. Normally active low indicating wait, for push-pull operation, the polarity can be changed via configuration register settings. This pin is disabled when both bits are low.

LAN9253 Host Bus Interface Indexed Mode and Pins

The LAN9253 provides one 8-bit or 16-bit Indexed mode HBI. The connection between MCU and LAN9253 is shown in Figure 1.


FIGURE 1: CONNECTION BETWEEN LAN9253 AND MCU USING 8-BIT AND 16-BIT HBI



Multiplexed Address with Single Phase Latching for 8-Bit and 16-Bit Host Bus Interface

The LAN9253 provides one multiplexed address with single phase latching for 8-bit and 16-bit HBI. The connection between MCU and LAN9253 is shown in Figure 2.


FIGURE 2: CONNECTION BETWEEN LAN9253 AND MCU USING MULTIPLEXED ADDRESS SINGLE PHASE LATCHING MODE FOR 8-BIT AND 16-BIT HBI



Multiplexed Address with Dual Phase Latching for 8-Bit and 16-Bit Host Bus Interface

The LAN9253 provides one multiplexed address with dual phase latching for 8-bit and 16-bit HBI. The connection between MCU and LAN9253 is shown in [Figure 3](#).


FIGURE 3: CONNECTION BETWEEN LAN9253 AND MCU USING MULTIPLEXED ADDRESS DUAL PHASE LATCHING MODE FOR 8-BIT AND 16-BIT HBI



Multiplexed Address RD_WR/ENB Control Mode for 8-Bit and 16-Bit Host Bus Interface

The LAN9253 provides one multiplexed address RD_WR/ENB control mode for 8-bit and 16-bit HBI. The connection between MCU and LAN9253 is shown in [Figure 4](#).

FIGURE 4: CONNECTION BETWEEN LAN9253 AND MCU USING MULTIPLEXED ADDRESS RD_WR/ENB CONTROL MODE FOR 8-BIT AND 16-BIT HBI



LAN9254 HBI Pin Connections

TABLE 2: LAN9254 HBI PIN FUNCTIONS

Number of Pins	Name	Symbol	Description
1	Read	RD	This pin is the host bus read strobe. Normally active low, the polarity can be changed via configuration register settings.
	Read or Write	RD_WR	This pin is the host bus direction control. Used in conjunction with the ENB pin, it indicates a read or write operation. The normal polarity is read when 1, write when 0 (R/nW), but can be changed via configuration register settings.
1	Write	WR	This pin is the host bus write strobe. Normally active low, the polarity can be changed via configuration register settings.
	Enable	ENB	This pin is the host bus data enable strobe. Used in conjunction with the RD_WR pin, it indicates the data phase of the operation. Normally active low, the polarity can be changed via configuration register settings.
1	Chip Select	CS	This pin is the host bus chip select and indicates that the device is selected for the current transfer. Normally active low, the polarity can be changed via configuration register settings.
2	Byte Enable	BE1 BE0	In 16-bit Data mode, these pins indicate which bytes are to be written or read. In 8-bit Data mode, these pins are not used. These pins are only available in Multiplexed mode. Normally active low, the polarity can be changed via configuration register settings.
16	Address	A[15:0]	These pins provide the address for Indexed and Demultiplexed Address modes. In 16-bit Data mode, bit 0 is not used. Address bit 0 is shared with data bit 15. In Indexed Address mode, A[15:5] are not used.
16	Data	D[15:0]	These pins are the host bus data bus for Non-Multiplexed Address modes. In 8-bit Data mode, bits 15-8 are not used. Their input and output drivers are disabled. Address bit 0 is shared with data bit 15.
	Address and Data	AD[15:0]	These pins are the host bus address/data bus for Multiplexed Address mode. Bits 15-8 provide the upper byte of address for Single Phase Multiplexed Address mode. Bits 7-0 provide the lower byte of address for Single Phase Multiplexed Address mode and both bytes of address for Dual Phase Multiplexed Address mode. In 8-bit Data Dual Phase Multiplexed Address mode, bits 15-8 are not used. Their input and output drivers are disabled.


TABLE 2: LAN9254 HBI PIN FUNCTIONS (CONTINUED)

Number of Pins	Name	Symbol	Description
1	Address Latch Enable High	ALEHI	This pin indicates the address phase for Multiplexed Address modes. It is used to load the higher address byte in Dual Phase Multiplexed Address mode. Normally active low (address saved on rising edge), the polarity can be changed via configuration register settings.
	EEPROM Emulation ALELO Polarity Strap 0	EE_EMUL_ALELO_POL	During EEPROM Emulation mode, if the default PDI selection is set to HBI Multiplexed 1 Phase, this strap is used to set the HBI ALE polarity until the EEPROM configuration data has been loaded.
1	Address Latch Enable Low	ALELO	This pin indicates the address phase for Multiplexed Address modes. It is used to load both address bytes in Single Phase Multiplexed Address mode and the lower address byte in Dual Phase Multiplexed Address mode. Normally active low (address saved on rising edge), the polarity can be changed via configuration register settings.
1	Wait/Acknowledge	WAIT_ACK	This pin indicates when the host bus cycle may be finished. This pin is tri-state when the device is not selected. Normally push-pull, the buffer type can be changed to open-drain via configuration register settings. Normally active low indicating wait, for push-pull operation, the polarity can be changed via configuration register settings. This pin is disabled when both bits are low.
1	Endianness Select	END_SEL	This pin provides the endianness control for Demultiplexed Address mode. A high on the pin selects big endian mode and a low on the pin selects little endian mode. This can be dynamically changed or held static.

LAN9254 Host Bus Interface Indexed Mode and Pins

The LAN9254 provides one 8-bit or 16-bit Indexed mode HBI. The connection between MCU and LAN9254 is shown in [Figure 5](#).


FIGURE 5: CONNECTION BETWEEN LAN9254 AND MCU USING 8-BIT AND 16-BIT HBI



Multiplexed Address with Single Phase Latching for 8-Bit and 16-Bit Host Bus Interface

The LAN9254 provides one multiplexed address with single phase latching for 8-bit and 16-bit HBI. The connection between MCU and LAN9254 is shown in [Figure 6](#).


FIGURE 6: CONNECTION BETWEEN LAN9254 AND MCU USING MULTIPLEXED ADDRESS SINGLE PHASE LATCHING MODE FOR 8-BIT AND 16-BIT HBI



Multiplexed Address with Dual Phase Latching for 8-Bit and 16-Bit Host Bus Interface

The LAN9254 provides one multiplexed address with dual phase latching for 8-bit and 16-bit HBI. The connection between MCU and LAN9254 is shown in [Figure 7](#).


FIGURE 7: CONNECTION BETWEEN LAN9254 AND MCU USING MULTIPLEXED ADDRESS DUAL PHASE LATCHING MODE FOR 8-BIT AND 16-BIT HBI



Multiplexed Address RD_WR/ENB Control Mode for 8-Bit and 16-Bit Host Bus Interface

The LAN9254 provides one multiplexed address RD_WR/ENB control mode for 8-bit and 16-bit HBI. The connection between MCU and LAN9254 is shown in [Figure 8](#).


FIGURE 8: CONNECTION BETWEEN LAN9254 AND MCU USING MULTIPLEXED ADDRESS RD_WR/ENB CONTROL MODE FOR 8-BIT AND 16-BIT HBI



Demultiplexed Address RD_WR/ENB Control Mode for 8-Bit and 16-Bit HBI

The LAN9254 provides one Demultiplexed Address RD_WR/ENB Control mode for 8-bit and 16-bit HBI. The connection between MCU and LAN9254 is shown in [Figure 9](#).

FIGURE 9: CONNECTION BETWEEN LAN9254 AND MCU USING DEMULTIPLEXED ADDRESS RD_WR/ENB CONTROL MODE FOR 8-BIT AND 16-BIT HBI



HBI PDI CONFIGURATION

Process Data Interface (PDI) Registers

The PDI Configuration Register (0x0150) and the PDI Extended Configuration Register (0x0152:0x0153) are initialized from the contents of the EEPROM. The LAN9253 and LAN9254 data sheets describe these registers in detail.

HBI Configuration

The 2-port or 3-port configuration must first be selected using the Chip Mode configuration. The mode of the chip is controlled by the CHIP_MODE[1:0] configuration straps as shown in [Table 3](#).

TABLE 3: CHIP MODE SELECTION

CHIP_MODE[1:0]	Mode
0x	2-Port mode: Port 0 = PHY A, Port 1 = PHY B
10	3-Port Downstream mode: Port 0 = PHY A, Port 1 = PHY B, Port 2 = MII
11	3-Port Upstream mode: Port 0 = MII, Port 1 = PHY B, Port 2 = PHY A

Note 1: Chip modes 10 and 11 are not supported in Parallel Interface.

Once the mode of the chip is selected, the PDI in use is selected by the Process Data Interface (PDI_SELECT) field of the PDI Control Register. The valid choices are shown in [Table 4](#).

TABLE 4: PDI MODE SELECTION

PDI_SELECT	PDI Mode	EtherCAT® Direct Mapped Mode
0x88	HBI Multiplexed 1 Phase 8-bit	No
0x89	HBI Multiplexed 1 Phase 16-bit	No
0x8A	HBI Multiplexed 2 Phase 8-bit	No
0x8B	HBI Multiplexed 2 Phase 16-bit	No
0x8C	HBI Indexed 8-bit	No
0x8D	HBI Indexed 16-bit	No
0x8E	HBI Demultiplexed 8-bit	No
0x8F	HBI Demultiplexed 16-bit	No
0x90	HBI Multiplexed 1 Phase 8-bit	Yes
0x91	HBI Multiplexed 1 Phase 16-bit	Yes
0x92	HBI Multiplexed 2 Phase 8-bit	Yes
0x93	HBI Multiplexed 2 Phase 16-bit	Yes
0x94	HBI Multiplexed 2 Phase 16-bit	Yes
0x95	HBI Indexed 16-bit	Yes
0x96	HBI Demultiplexed 8-bit	Yes
0x97	HBI Demultiplexed 16-bit	Yes

HBI Sub-Configuration

The PDI Configuration Register and the Extended PDI Configuration Register are used for the HBI configuration straps as shown in Table 5. The PDI Configuration Register and the Extended PDI Configuration Register are initialized from the contents of the EEPROM. The data sheet provides information about these configuration registers.

TABLE 5: ETHERCAT® CORE EEPROM CONFIGURABLE REGISTERS

Register	Bits	EEPROM Word/[Bits]
PDI Control Register (0140h)	[7:0] Process Data Interface (PDI_SELECT)	0 / [7:0]
ESC Configuration Register (0141h)	[7] (unused)	—
	[6] Enhanced Link Port 2	0 / [14]
	[5] Enhanced Link Port 1	0 / [13]
	[4] Enhanced Link Port 0	0 / [12]
	[3] Distributed Clocks Latch In Unit Note: Bit 3 is NOT set by EEPROM.	—
	[2] Distributed Clocks SYNC Out Unit Note: Bit 2 is NOT set by EEPROM.	—
	[1] Enhanced Link Detection All Ports	0 / [9]
	[0] Device Emulation (control of AL Status Register)	0 / [8]
PDI Configuration Register (0150h) HBI Mode	[7] HBI ALE Qualification	1 / [7]
	[6] HBI Read/Write Mode	1 / [6]
	[5] HBI Chip Select Polarity	1 / [5]
	[4] HBI Read, Read/Write Polarity	1 / [4]
	[3] HBI Write, Enable Polarity	1 / [3]
	[2] HBI ALE Polarity	1 / [2]
	[1] HBI WAIT_ACK Polarity	1 / [1]
	[0] HBI WAIT_ACK Buffer Type	1 / [0]
Sync/Latch PDI Configuration Register (0151h)	[7] SYNC1 Map	1 / [15]
	[6] SYNC1/LATCH1 Configuration	1 / [14]
	[5:4] SYNC1 Output Driver/Polarity	1 / [13:12]
	[3] SYNC0 Map	1 / [11]
	[2] SYNC0/LATCH0 Configuration	1 / [10]
	[1:0] SYNC0 Output Driver/Polarity	1 / [9:8]
Pulse Length of SyncSignals Register (0982h-0983h)	[15:0] Pulse length of SyncSignals	2 / [15:0]
Extended PDI Configuration Register (0152h-0153h) HBI Modes	[15:3] RESERVED	3 / [15:3]
	[2] HBI BE1/BE0 Polarity	3 / [2]
	[1] Perform Internal Write	3 / [1]
	[0] Read WAIT_ACK Removal Delay	3 / [0]
Configured Station Alias Register (0012h-0013h)	[15:0] Configured Station Alias Address	4 / [15:0]

TABLE 5: ETHERCAT® CORE EEPROM CONFIGURABLE REGISTERS (CONTINUED)

Register	Bits	EEPROM Word/[Bits]
MII Management Control/Status Register (0510h-0511h)	[2] MI Link Detection	5 / [15]
ASIC Configuration Register (0142h-0143h)	[15] MI Link Detection	
	[14] ERRLED Enable	5 / [14]
	[13:8] RESERVED	5 / [13:8]
	[7] MI Write Gigabit Register 9 Enable	5 / [7]
	[6] STATE_RUNLED Mode Select	5 / [6]
	[5:0] RESERVED	5 / [5:0]
RESERVED Register (0144h-0145h)	[15:0] RESERVED	6 / [15:0]

HBI PERFORMANCE

The section examines the difference in performance between multiplexed and demultiplexed interfaces of LAN9253 and LAN9254 devices.


Several factors that affect the HBI performance include the number of bits of the register being accessed, the HBI configuration mode, and if Direct or Indirect Addressing Mapping mode is being used for the EtherCAT Core Registers.

For these results, the fastest HBI mode on the LAN9254, which is Demultiplexed Addressing and Direct Addressing Mapping mode, are discussed. For the LAN9253, the fastest mode is Multiplexed Addressing and Direct Addressing Mapping mode. The examples are for addressing 16-bit registers.

LAN9253 Multiplexed Address Mode Configuration

LAN9253 MULTIPLEXED READ TIMING


The read access time or the time to read 16-bit of data is shown in [Figure 10](#).

FIGURE 10: MULTIPLEXED ADDRESSING WITH SINGLE PHASE LATCHING - 16-BIT READ

AN3764

The read cycle time to read 16-bit of data is shown in [Figure 11](#).

FIGURE 11: MULTIPLEXED ADDRESSING READ CYCLE TIMING



[Table 6](#) shows the timing required to read 16-bit of data.

TABLE 6: MULTIPLEXED ADDRESSING READ CYCLE TIMING

Symbol	Description	Time (ns)
t_{adrs}	Address Setup to ALELO, ALEHI Inactive	10
t_{alerd}	ALELO, ALEHI Inactive to RD or ENB Active	5
t_{read}	RD or ENB Active to WAIT_ACK Inactive (16 bit read, no prior write)	315
t_{wadv}	WAIT_ACK Inactive to Data Valid - Normal WAIT_ACK	5
t_{rdrd}	RD or ENB Deassertion Time before Next RD or ENB	13
Total		348

LAN9253 MULTIPLEXED WRITE TIMING (NON-POSTED WRITES)

Figure 12 and Figure 13 show the access time and cycle time to write 16-bit of data using non-posted writes.

FIGURE 12: MULTIPLEXED ADDRESSING WITH SINGLE PHASE LATCHING - 16-BIT WRITE




FIGURE 13: MULTIPLEXED ADDRESSING WRITE CYCLE TIMING




Table 7 shows the timing required to write 16-bit of data.

TABLE 7: MULTIPLEXED ADDRESSING WRITE CYCLE TIMING

Symbol	Description	Time (ns)
t_{adrs}	Address Setup to ALELO, ALEHI Inactive	10
t_{alewr}	ALELO, ALEHI Inactive to WR or ENB Active	5
t_{write}	WR or ENB Active to WAIT_ACK Inactive - Pending prior 16-bit write	280
t_{wawr}	WAIT_ACK Inactive to WR or ENB Inactive	0
t_{wrwr} (Note 1)	WR or ENB Deassertion Time before Next WR or ENB	13
Total		308

Note 1: t_{wrwr} should be 160 ns for EtherCAT core registers.

LAN9254 Demultiplexed Address Mode Configuration

LAN9254 DEMULTIPLEXED READ TIMING

Figure 14 shows the read access time to read 16-bit of data.

FIGURE 14: DEMULTIPLEXED ADDRESSING - 16-BIT READ




Figure 15 shows the read cycle time to read 16-bit of the data.

FIGURE 15: DEMULTIPLEXED ADDRESSING READ CYCLE TIMING




Table 8 shows the timing required to read 16-bit of data.

TABLE 8: DEMULTIPLEXED ADDRESSING READ CYCLE TIMING

Symbol	Description	Time (ns)
t_{csrd}	CS Setup to RD or ENB Active	0
t_{read}	RD or ENB Active to WAIT_ACK Inactive (16 bit read, no prior write)	315
t_{wadv}	WAIT_ACK Inactive to Data Valid - Normal WAIT_ACK	5
t_{rdrd}	RD or ENB Deassertion Time before Next RD or ENB	13
Total		333

LAN9254 DEMULTIPLEXED WRITE TIMING (NON-POSTED WRITES)

Figure 16 shows the non-posted write access time to write 16-bit of data.

FIGURE 16: DEMULTIPLEXED ADDRESSING - 16-BIT NON-POSTED WRITE




Figure 17 shows the non-posted write cycle time to write 16-bit of data.

FIGURE 17: DEMULTIPLEXED ADDRESSING NON-POSTED WRITE CYCLE TIMING




Table 9 shows the timing required to write 16-bit of data.

TABLE 9: DEMULTIPLEXED ADDRESSING WRITE CYCLE TIMING

Symbol	Description	Time (ns)
t_{cswr}	CS Setup to WR or ENB Active	0
t_{write}	WR or ENB Active to WAIT_ACK Inactive - Pending prior 16-bit write	280
t_{wawr}	WAIT_ACK Inactive to WR or ENB Inactive	0
t_{wrrr}	WR or ENB Deassertion Time before Next WR or ENB	13
Total		293

SUMMARY

This application note describes the HBI PDI read and write access timings and shows that the demultiplex EtherCAT direct mapped registers read and write access timings are the least among all the available options.

APPENDIX A: APPLICATION NOTE REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00003764A (12-17-20)	Initial release	

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7377-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820